



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	33
Program Memory Size	16KB (8K x 16)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lc442t-i-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC18CXX2

Table of Contents

1.0	Device Overview	7
2.0	Oscillator Configurations	17
3.0	Reset	25
4.0	Memory Organization	35
5.0	Table Reads/Table Writes	55
6.0	8 X 8 Hardware Multiplier	61
7.0	Interrupts	63
8.0	I/O Ports	77
9.0	Timer0 Module	93
10.0	Timer1 Module	97
11.0	Timer2 Module	101
12.0	Timer3 Module	103
13.0	Capture/Compare/PWM (CCP) Modules	107
14.0	Master Synchronous Serial Port (MSSP) Module	115
15.0	Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART)	149
16.0	Compatible 10-bit Analog-to-Digital Converter (A/D) Module	165
17.0		
18.0	Special Features of the CPU	179
19.0) Instruction Set Summary	187
20.0	Development Support	229
21.0	Electrical Characteristics	235
22.0	DC and AC Characteristics Graphs and Tables	263
23.0	Packaging Information	277
Appei	endix A: Revision History	287
Apper	endix B: Device Differences	287
Apper	endix C: Conversion Considerations	288
Appei	endix D: Migration from Baseline to Enhanced Devices	288
Apper	endix E: Migration from Mid-Range to Enhanced Devices	289
Apper	endix F: Migration from High-End to Enhanced Devices	289
Index	xx	291
On-Li	Line Support	299
Read	der Response	300
DIC19	18CYY2 Product Identification System	301

TABLE 1-3: PIC18C4X2 PINOUT I/O DESCRIPTIONS

Din Nome	Pi	n Numb	er	Pin	Buffer	Description
Pin Name	DIP	PLCC	TQFP	Туре	Type	Description
MCLR/VPP MCLR	1	2	18	I	ST	Master clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active low RESET to the device.
VPP				Р		Programming voltage input.
NC	_			_	_	These pins should be left unconnected.
OSC1/CLKI OSC1	13	14	30	_	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode, CMOS otherwise.
CLKI				I	CMOS	External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKIN, OSC2/CLKOUT pins.)
OSC2/CLKO/RA6 OSC2	14	15	31	0	_	Oscillator crystal output. Oscillator crystal output. Connects to crystal
CLKO				0	_	or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RA6				I/O	TTL	General Purpose I/O pin.
						PORTA is a bi-directional I/O port.
RA0/AN0 RA0 AN0	2	3	19	I/O I	TTL Analog	Digital I/O. Analog input 0.
RA1/AN1 RA1 AN1	3	4	20	I/O	TTL	Digital I/O.
RA2/AN2/VREF- RA2	4	5	21	I/O	Analog	Analog input 1. Digital I/O.
AN2 VREF-					Analog Analog	Analog input 2. A/D Reference Voltage (Low) input.
RA3/AN3/VREF+ RA3 AN3 VREF+	5	6	22	I/O 	TTL Analog Analog	Digital I/O. Analog input 3. A/D Reference Voltage (High) input.
RA4/T0CKI RA4 T0CKI	6	7	23	I/O I	ST/OD ST	Digital I/O. Open drain when configured as output. Timer0 external clock input.
RA5/AN4/SS/LVDIN RA5 AN4	7	8	24	I/O I	TTL Analog	Digital I/O. Analog input 4.
SS LVDIN					ST Analog	SPI Slave Select input. Low Voltage Detect Input.
RA6					CM	See the OSC2/CLKO/RA6 pin.

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

P = Power

O = Output

OD = Open Drain (no P diode to VDD)

TABLE 4-2: REGISTER FILE SUMMARY (CONTINUED)

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
WDTCON	_	_	_	_	_	_	_	SWDTE	0	183
RCON	IPEN	LWRT	_	RI	TO	PD	POR	BOR	0q-1 11qq	53, 56, 74
TMR1H	Timer1 Reg	ister High Byte)						xxxx xxxx	97
TMR1L	Timer1 Reg	ister Low Byte							xxxx xxxx	97
T1CON	RD16	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	0-00 0000	97
TMR2	Timer2 Reg	ister							0000 0000	101
PR2	Timer2 Peri	od Register							1111 1111	102
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	101
SSPBUF	SSP Receiv	e Buffer/Trans	mit Register						xxxx xxxx	121
SSPADD	SSP Addres	ss Register in I	² C Slave Mod	le. SSP Baud F	Rate Reload R	egister in I ² C l	Master Mode.		0000 0000	128
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	116
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	118
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	120
ADRESH	A/D Result	Register High	Byte						xxxx xxxx	171,172
ADRESL	A/D Result	Register Low E	Byte						xxxx xxxx	171,172
ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	165
ADCON1	ADFM	ADCS2	_	_	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	166
CCPR1H	Capture/Co	mpare/PWM R	Register1 High	Byte					xxxx xxxx	111, 113
CCPR1L	Capture/Co	mpare/PWM R	Register1 Low	Byte					xxxx xxxx	111, 113
CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	107
CCPR2H	Capture/Co	mpare/PWM R	Register2 High	Byte					xxxx xxxx	111, 113
CCPR2L	Capture/Co	mpare/PWM R	Register2 Low	Byte					xxxx xxxx	111, 113
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	107
TMR3H	Timer3 Reg	ister High Byte)						xxxx xxxx	103
TMR3L	Timer3 Reg	ister Low Byte							xxxx xxxx	103
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	103
SPBRG	USART1 Ba	aud Rate Gene	erator						0000 0000	151
RCREG	USART1 Receive Register								0000 0000	158, 161, 163
TXREG	USART1 Tr	ansmit Registe	er		_			_	0000 0000	156, 159, 162
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	149
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	150

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO oscillator mode only, and read '0' in all other oscillator modes.

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

4.10 Access Bank

The Access Bank is an architectural enhancement, which is very useful for C compiler code optimization. The techniques used by the C compiler may also be useful for programs written in assembly.

This data memory region can be used for:

- · Intermediate computational values
- · Local variables of subroutines
- Faster context saving/switching of variables
- · Common variables
- Faster evaluation/control of SFRs (no banking)

The Access Bank is comprised of the upper 128 bytes in Bank 15 (SFRs) and the lower 128 bytes in Bank 0. These two sections will be referred to as Access RAM High and Access RAM Low, respectively. Figure 4-6 and Figure 4-7 indicate the Access RAM areas.

A bit in the instruction word specifies if the operation is to occur in the bank specified by the BSR register or in the Access Bank. This bit is denoted by the 'a' bit (for access bit).

When forced in the Access Bank (a = '0'), the last address in Access RAM Low is followed by the first address in Access RAM High. Access RAM High maps the Special Function registers, so that these registers

can be accessed without any software overhead. This is useful for testing status flags and modifying control hits

4.11 Bank Select Register (BSR)

The need for a large general purpose memory space dictates a RAM banking scheme. The data memory is partitioned into sixteen banks. When using direct addressing, the BSR should be configured for the desired bank.

BSR<3:0> holds the upper 4 bits of the 12-bit RAM address. The BSR<7:4> bits will always read '0's, and writes will have no effect.

A MOVLB instruction has been provided in the instruction set to assist in selecting banks.


If the currently selected bank is not implemented, any read will return all '0's and all writes are ignored. The STATUS register bits will be set/cleared as appropriate for the instruction performed.

Each Bank extends up to FFh (256 bytes). All data memory is implemented as static RAM.

A MOVFF instruction ignores the BSR, since the 12-bit addresses are embedded into the instruction word.

Section 4.12 provides a description of indirect addressing, which allows linear addressing of the entire RAM space.

FIGURE 4-8: DIRECT ADDRESSING



- Note 1: For register file map detail, see Table 4-1.
 - 2: The access bit of the instruction can be used to force an override of the selected bank (BSR<3:0>) to the registers of the Access Bank.
 - 3: The MOVFF instruction embeds the entire 12-bit address in the instruction.

PIC18CXX2

REGISTER 7-2: INTCON2 REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1
RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP
bit 7							bit 0

bit 7 RBPU: PORTB Pull-up Enable bit

1 = All PORTB pull-ups are disabled

0 = PORTB pull-ups are enabled by individual port latch values

bit 6 INTEDG0:External Interrupt0 Edge Select bit

1 = Interrupt on rising edge

0 = Interrupt on falling edge

bit 5 INTEDG1: External Interrupt1 Edge Select bit

1 = Interrupt on rising edge

0 = Interrupt on falling edge

bit 4 INTEDG2: External Interrupt2 Edge Select bit

1 = Interrupt on rising edge

0 = Interrupt on falling edge

bit 3 Unimplemented: Read as '0'

bit 2 TMR0IP: TMR0 Overflow Interrupt Priority bit

1 = High priority

0 = Low priority

bit 1 Unimplemented: Read as '0'

bit 0 RBIP: RB Port Change Interrupt Priority bit

1 = High priority

0 = Low priority

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

REGISTER 7-7: PERIPHERAL INTERRUPT ENABLE REGISTER 2 (PIE2)

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_	_	BCLIE	LVDIE	TMR3IE	CCP2IE
hit 7							hit 0

bit 7-4 Unimplemented: Read as '0'

bit 3 BCLIE: Bus Collision Interrupt Enable bit

1 = Enabled 0 = Disabled

bit 2 LVDIE: Low Voltage Detect Interrupt Enable bit

1 = Enabled0 = Disabled

bit 1 TMR3IE: TMR3 Overflow Interrupt Enable bit

1 = Enables the TMR3 overflow interrupt0 = Disables the TMR3 overflow interrupt

bit 0 CCP2IE: CCP2 Interrupt Enable bit

1 = Enables the CCP2 interrupt0 = Disables the CCP2 interrupt

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

8.4 PORTD, TRISD and LATD Registers

This section is only applicable to the PIC18C4X2 devices.

PORTD is an 8-bit wide, bi-directional port. The corresponding Data Direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).

Note: On a Power-on Reset, these pins are configured as digital inputs.

The Data Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register reads and writes the latched output value for PORTD.

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

PORTD can be configured as an 8-bit wide microprocessor port (parallel slave port) by setting control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL. See Section 8.6 for additional information on the Parallel Slave Port (PSP).

EXAMPLE 8-4: INITIALIZING PORTD





FIGURE 8-8: PORTD BLOCK DIAGRAM IN I/O PORT MODE



14.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

14.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI™)
- Inter-Integrated Circuit (I²C[™])
 - Full Master mode
 - Slave mode (with general address call)

The I²C interface supports the following modes in hardware:

- Master mode
- Multi-Master mode
- · Slave mode

14.4.16.2 Bus Collision During a Repeated START Condition

During a Repeated START condition, a bus collision occurs if:

- A low level is sampled on SDA when SCL goes from low level to high level.
- SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user de-asserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to 0. The SCL pin is then de-asserted, and when sampled high, the SDA pin is sampled.


If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 14-27). If SDA is sampled high, the BRG is

reloaded and begins counting. If SDA goes from high to low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.


If SCL goes from high to low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated START condition, Figure 14-28.

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated START condition is complete.









To calculate the minimum acquisition time, Equation 16-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

EQUATION 16-1: ACQUISITION TIME

```
TACQ = Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient

= TAMP + TC + TCOFF
```

EQUATION 16-2: A/D MINIMUM CHARGING TIME

Example 16-1 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following application system assumptions:

 $\begin{array}{lll} \bullet & \mathsf{CHOLD} & = & 120 \ \mathsf{pF} \\ \bullet & \mathsf{Rs} & = & 2.5 \ \mathsf{k}\Omega \\ \bullet & \mathsf{Conversion} \ \mathsf{Error} \leq & 1/2 \ \mathsf{LSb} \\ \bullet & \mathsf{VDD} & = & 5\mathsf{V} \to \mathsf{Rss} = 7 \ \mathsf{k}\Omega \\ \bullet & \mathsf{Temperature} & = & 50 ^{\circ}\mathsf{C} \ \mathsf{(system max.)} \\ \bullet & \mathsf{VHOLD} & = & 0\mathsf{V} \ @ \ \mathsf{time} = 0 \\ \end{array}$

EXAMPLE 16-1: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

```
Tacq = Tamp + Tc + Tcoff

Temperature coefficient is only required for temperatures > 25°C.

Tacq = 2 \mu s + Tc + [(Temp - 25^{\circ}C)(0.05 \mu s/°C)]

Tc = -Chold (Ric + Rss + Rs) ln(1/2047)
-120 pF (1 kΩ + 7 kΩ + 2.5 kΩ) ln(0.0004885)
-120 pF (10.5 kΩ) ln(0.0004885)
-1.26 \mu s (-7.6241)
9.61 \mu s

Tacq = 2 \mu s + 9.61 \mu s + [(50°C - 25^{\circ}C)(0.05 \mu s/°C)]
11.61 \mu s + 1.25 \mu s
12.86 \mu s
```

19.0 INSTRUCTION SET SUMMARY

The PIC18CXXX instruction set adds many enhancements to the previous PIC instruction sets, while maintaining an easy migration from these PIC MCU instruction sets.

Most instructions are a single program memory word (16-bits), but there are three instructions that require two program memory locations.

Each single word instruction is a 16-bit word divided into an OPCODE, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- · Control operations

The PIC18CXXX instruction set summary in Table 19-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 19-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction.

The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All **bit-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located.

The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '--')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the Call or Return instructions (specified by 's')
- The mode of the Table Read and Table Write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for three double word instructions. These three instructions were made double word instructions so that all the required information is available in these 32-bits. In the second word, the 4 MSb's are 1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP.

The double word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s. Two word branch instructions (if true) would take 3 μ s.

Figure 19-1 shows the general formats that the instructions can have.

All examples use the format `nnh' to represent a hexadecimal number, where `h' signifies a hexadecimal digit.

The Instruction Set Summary, shown in Table 19-2, lists the instructions recognized by the Microchip assembler (MPASMTM).

Section 19.1 provides a description of each instruction.

RCALL Relative Call

Syntax: [label] RCALL n

Operands: $-1024 \le n \le 1023$ Operation: (PC) + 2 \rightarrow TOS, (PC) + 2 + 2n \rightarrow PC

Status Affected: None

Encoding: 1101 1nnn

Description: Subroutine call with a jump up to 1K from the current location. First, return address (PC+2) is pushed

onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is a two-cycle

nnnn

nnnn

instruction.

Words: 1 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal	Process Data	Write to PC
	Push PC to stack		
No	No	No	No
operation	operation	operation	operation

Example: HERE RCALL Jump

Before Instruction

PC = Address(HERE)

After Instruction

PC = Address(Jump)
TOS = Address (HERE+2)

RESET	Reset			
Syntax:	[label]	RESET		
Operands:	None			
Operation:	Reset all are affect	٠.	·	
Status Affected:	All			
Encoding:	0000	0000	1111	1111
Description:	This instr			•
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	3	Q4

Q1	Q2	Q3	Q4
Decode	Start	No	No
	reset	operation	operation

Example: RESET

After Instruction

Registers = Reset Value Flags* = Reset Value

21.1 DC Characteristics (Continued)

PIC18LCXX2 Standard Operating Conditions (un Operating) Operating temperature -40°C ≤ To						litions (unless otherwise stated) -40°C ≤ TA ≤ +85°C for industrial			
PIC18CXX (Indus	X2 strial, Exte	nded)		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for extended					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions		
	IPD	Power-down Current ⁽³⁾							
D020		PIC18LCXX2		<.5 —	2 4	μA μA	VDD = 2.5V, -40°C to +85°C VDD = 5.5V, -40°C to +85°C		
D020		PIC18CXX2		<1	3	μΑ	VDD = 4.2V, -40°C to +85°C		
			_	_	4	•	$VDD = 5.5V, -40^{\circ}C \text{ to } +85^{\circ}C$		
D021B			_	_	15	μA	$VDD = 4.2V, -40^{\circ}C \text{ to } +125^{\circ}C$		
			_		20	μΑ	$VDD = 5.5V, -40^{\circ}C \text{ to } +125^{\circ}C$		
		Module Differential Cur	rent	1		1			
D022	$\Delta IWDT$	Watchdog Timer	_	_	1	μA	VDD = 2.5V		
		PIC18LCXX2			15	μА	VDD = 5.5V		
D022		Watchdog Timer	_	_	15	μА	VDD = 5.5V, -40°C to +85°C		
		PIC18CXX2		_	20		$VDD = 5.5V, -40^{\circ}C \text{ to } +125^{\circ}C$		
D022A	Δlbor	Brown-out Reset PIC18LCXX2	_		45	μА	VDD = 2.5V		
D022A		Brown-out Reset	_	_	50	μΑ	$VDD = 5.5V, -40^{\circ}C \text{ to } +85^{\circ}C$		
		PIC18CXX2	—	_	50	μА	$VDD = 5.5V, -40^{\circ}C \text{ to } +125^{\circ}$		
D022B	ΔILVD	Low Voltage Detect PIC18LCXX2	_	_	45	μΑ	VDD = 2.5V		
D022B		Low Voltage Detect	_	_	50	μΑ	VDD = 4.2V, -40°C to +85°C		
		PIC18CXX2	_	_	50	μΑ	VDD = 4.2V, -40°C to +125°C		
D025	ΔIOSCB	Timer1 Oscillator PIC18LCXX2	_	_	15	μА	VDD = 2.5V		
D025		Timer1 Oscillator PIC18CXX2	_	_	100 120	μA μA	VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C		

Legend: Shading of rows is to assist in readability of the table.

- Note 1: This is the limit to which VDD can be lowered in SLEEP mode, or during a device RESET, without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD MCLR = VDD; WDT enabled/disabled as specified.

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR,...).
- **4:** For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.

21.3.3 TIMING DIAGRAMS AND SPECIFICATIONS






TABLE 21-4: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
1A	Fosc	External CLKIN	DC	4	MHz	XT osc
		Frequency ⁽¹⁾	DC	25	MHz	HS osc
			4	10	MHz	HS + PLL osc
			DC	40	kHz	LP osc
			DC	40	MHz	EC, ECIO
		Oscillator Frequency ⁽¹⁾	DC	4	MHz	RC osc
			0.1	4	MHz	XT osc
			4	25	MHz	HS osc
			4	10	MHz	HS + PLL osc
			5	200	kHz	LP osc mode
1	Tosc	External CLKIN Period ⁽¹⁾	250	_	ns	XT and RC osc
			40	_	ns	HS osc
			100	250	ns	HS + PLL osc
			25	_	μS	LP osc
			25	_	ns	EC, ECIO
		Oscillator Period ⁽¹⁾	250	_	ns	RC osc
			250	10,000	ns	XT osc
			25	250	ns	HS osc
			100	250	ns	HS + PLL osc
			25	_	μS	LP osc
2	TCY	Instruction Cycle Time ⁽¹⁾	100	_	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1)	30	_	ns	XT osc
	TosH	High or Low Time	2.5	_	μS	LP osc
			10		ns	HS osc
4	TosR,	External Clock in (OSC1)	_	20	ns	XT osc
	TosF	Rise or Fall Time		50	ns	LP osc
			_	7.5	ns	HS osc

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

TABLE 21-5: PLL CLOCK TIMING SPECIFICATION (VDD = 4.2V - 5.5V)

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
	TRC	PLL Start-up Time (Lock Time)	_	2	ms	
	ΔCLK	CLKOUT Stability (Jitter) using PLL	-2	+2	%	

FIGURE 21-6: CLKOUT AND I/O TIMING




TABLE 21-6: CLKOUT AND I/O TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic		Min	Тур	Max	Units	Conditions
10	TosH2ckL	OSC1↑ to CLKOUT↓		_	75	200	ns	(1)
11	TosH2ckH	OSC1↑ to CLKOUT↑		_	75	200	ns	(1)
12	TckR	CLKOUT rise time		_	35	100	ns	(1)
13	TckF	CLKOUT fall time		_	35	100	ns	(1)
14	TckL2ioV	CLKOUT ↓ to Port out	valid	_	_	0.5Tcy + 20	ns	(1)
15	TioV2ckH	Port in valid before CLF	KOUT ↑	0.25Tcy + 25	_	_	ns	(1)
16	TckH2iol	Port in hold after CLKOUT ↑		0	_	_	ns	(1)
17	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid		_	50	150	ns	
18	TosH2iol	OSC1↑ (Q2 cycle) to	PIC18 C XXX	100	_	_	ns	
18A		Port input invalid (I/O in hold time)	PIC18 LC XXX	200	_	_	ns	
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)		0	_	_	ns	
20	TioR	Port output rise time	PIC18CXXX	_	12	25	ns	
20A		PIC18 LC XXX		_	_	50	ns	
21	TioF	Port output fall time PIC18 C XXX		_	12	25	ns	
21A			PIC18 LC XXX	_	_	50	ns	
22††	TINP	INT pin high or low time		Tcy	_	_	ns	
23††	TRBP	RB7:RB4 change INT high or low time		Tcy	_	_	ns	
24††	TRCP	RC7:RC4 change INT high or low time		20			ns	

^{††} These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

FIGURE 21-20: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 21-19: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)					
		Clock high to data out valid	PIC18CXXX	1	40	ns	
			PIC18 LC XXX		100	ns	
121	Tckrf	Clock out rise time and fall time	PIC18 C XXX	_	25	ns	
		(Master mode)	PIC18 LC XXX	_	50	ns	
122	Tdtrf	Data out rise time and fall time	PIC18 C XXX		25	ns	
			PIC18 LC XXX	_	50	ns	

FIGURE 21-21: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING






TABLE 21-20: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TdtV2ckl	SYNC RCV (MASTER & SLAVE) Data hold before CK ↓ (DT hold time)	10	_	ns	
126	TckL2dtl	Data hold after CK ↓ (DT hold time)	15		ns	








40-Lead Plastic Dual In-line (P) - 600 mil (PDIP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



		INCHES*		N	MILLIMETERS		
Dimens	sion Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		40			40	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.160	.175	.190	4.06	4.45	4.83
Molded Package Thickness	A2	.140	.150	.160	3.56	3.81	4.06
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.595	.600	.625	15.11	15.24	15.88
Molded Package Width	E1	.530	.545	.560	13.46	13.84	14.22
Overall Length	D	2.045	2.058	2.065	51.94	52.26	52.45
Tip to Seating Plane	L	.120	.130	.135	3.05	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.030	.050	.070	0.76	1.27	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.620	.650	.680	15.75	16.51	17.27
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

^{*} Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side.

JEDEC Equivalent: MO-011

Drawing No. C04-016

[§] Significant Characteristic

INDEX

A		PORTB	
A/D	165	RB3 Pin	81
A/D Converter Flag (ADIF Bit)		RB3:RB0 Port Pins	81
A/D Converter Interrupt, Configuring		RB7:RB4 Port Pins	80
ADCON0 Register		PORTC (Peripheral Output Override)	83
ADCON1 Register		PORTD (I/O Mode)	85
ADRES Register		PORTE (I/O Mode)	87
Analog Port Pins		PWM Operation (Simplified)	112
Analog Port Pins, Configuring		SSP (SPI Mode)	121
Associated Registers		Timer1	
Block Diagram		Timer1 (16-bit R/W Mode)	98
Block Diagram, Analog Input Model		Timer2	102
Configuring the Module		Timer3	104
Conversion Clock (TAD)		Timer3 (16-bit R/W Mode)	104
Conversion Status (GO/DONE Bit)		USART	
Conversions		Asynchronous Receive	
Converter Characteristics		Asynchronous Transmit	
Equations		Watchdog Timer	184
Sampling Requirements		BN	196
Sampling Time		BNC	
Special Event Trigger (CCP)		BNOV	198
Timing Diagram		BNZ	198
Absolute Maximum Ratings		BOR. See Brown-out Reset	
ACKSTAT		BOV	201
ADCON0 Register		BRA	199
GO/DONE Bit		BRG. See Baud Rate Generator	
ADCON1 Register		Brown-out Reset (BOR)	26, 179
ADDLW	•	Timing Diagram	248
ADDWF		BSF	199
ADDWFC		BTFSC	200
ADRES Register		BTFSS	200
Analog-to-Digital Converter. See A/D		BTG	
ANDLW	194	Bus Collision During a Repeated START Condition	
ANDWF		Bus Collision During a START Condition	
Assembler		Bus Collision During a STOP Condition	
MPASM Assembler	229	BZ	202
		С	
В			000
Baud Rate Generator	136	CALL	
BC	195	Capture (CCP Module)	
BCF	196	Associated Registers	
BF	139	Block Diagram	
Block Diagrams		CCP Pin Configuration	
A/D Converter	167	CCPR1H:CCPR1L Registers	
Analog Input Model	168	Software Interrupt	
Baud Rate Generator	136	Timer1 Mode Selection	
Capture Mode Operation	109	Capture/Compare/PWM (CCP)	107
Compare Mode Operation	110	Capture Mode. See Capture	400
Low Voltage Detect		CCP1	
External Reference Source	174	CCPR1H Register	
Internal Reference Source	174	CCPR1L Register	
MSSP		CCP1CON and CCP2CON Registers	
I ² C Mode	128	CCP2	
SPI Mode	121	CCPR2H Register	
On-Chip Reset Circuit	25	CCPR2L Register	108
Parallel Slave Port (PORTD and PORTE)	90	Compare Mode. See Compare	
PORTA		Interaction of Two CCP Modules	108
RA3:RA0 and RA5 Port Pins	77	PWM Mode. See PWM	
RA4/T0CKI Pin		Timer Resources	
RA6 Pin		Timing Diagram	
	-	Clocking Scheme	
		CLRF	
		CLRWDT	203

PIC18CXX2 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	- <u>X /XX XXX</u> 	Examples: a) PIC18LC452 - I/P 301 = Industrial temp., PDIP package, 4 MHz, Extended VDD limits, QTP pattern #301. b) PIC18LC242 - I/SO = Industrial temp.,
Device	PIC18CXX2 ⁽¹⁾ , PIC18CXX2T ⁽²⁾ ; VDD range 4.2V to 5.5V PIC18LCXX2 ⁽¹⁾ , PIC18LCXX2T ⁽²⁾ ; VDD range 2.5V to 5.5V	solic package, Extended VDD limits. c) PIC18C442 - E/P = Extended temp., PDIP package, 40MHz, normal VDD limits.
Temperature Range	I = -40°C to +85°C (Industrial) E = -40°C to +125°C (Extended)	
Package	JW = Windowed CERDIP ⁽³⁾ PT = TQFP (Thin Quad Flatpack) SO = SOIC SP = Skinny plastic dip P = PDIP L = PLCC	Note 1: C = Standard Voltage range LC = Wide Voltage Range 2: T = in tape and reel - SOIC, PLCC, and TQFP packages only. 3: JW Devices are UV erasable and can
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	be programmed to any device configu- ration. JW Devices meet the electrical requirement of each oscillator type (including LC devices).

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Worldwide Site (www.microchip.com)