



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | PIC   |
| Core Size                  | 8-Bit   |
| Speed                      | 40MHz   |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, LVD, POR, PWM, WDT  |
| Number of I/O              | 33  |
| Program Memory Size        | 32KB (16K x 16)   |
| Program Memory Type        | OTP   |
| EEPROM Size                | -   |
| RAM Size                   | 1.5K x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 5.5V   |
| Data Converters            | A/D 8x10b   |
| Oscillator Type            | External  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 44-TQFP   |
| Supplier Device Package    | 44-TQFP (10x10)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic18lc452t-i-pt">https://www.e-xfl.com/product-detail/microchip-technology/pic18lc452t-i-pt</a> |

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at [docerrors@mail.microchip.com](mailto:docerrors@mail.microchip.com) or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

<http://www.microchip.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <http://www.microchip.com>
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

### Customer Notification System

Register on our web site at [www.microchip.com/cn](http://www.microchip.com/cn) to receive the most current information on all of our products.

**TABLE 1-3: PIC18C4X2 PINOUT I/O DESCRIPTIONS**

| Pin Name                                      | Pin Number |      |      | Pin Type           | Buffer Type                   | Description  |
|---|------------|------|------|--------------------|-------------------------------|--|
|   | DIP        | PLCC | TQFP |                    |                               |  |
| MCLR/VPP<br>MCLR<br>VPP                       | 1          | 2    | 18   | I<br>P             | ST                            | Master clear (input) or programming voltage (input).<br>Master Clear (Reset) input. This pin is an active low RESET to the device.<br>Programming voltage input.   |
| NC  | —          | —    | —    | —                  | —                             | These pins should be left unconnected.   |
| OSC1/CLKI<br>OSC1<br>CLKI                     | 13         | 14   | 30   | I<br>I             | ST<br>CMOS                    | Oscillator crystal or external clock input.<br>Oscillator crystal input or external clock source input.<br>ST buffer when configured in RC mode, CMOS otherwise.<br>External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKIN, OSC2/CLKOUT pins.) |
| OSC2/CLKO/RA6<br>OSC2<br>CLKO<br>RA6          | 14         | 15   | 31   | O<br>O<br>I/O      | —<br>—<br>TTL                 | Oscillator crystal output.<br>Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.<br>In RC mode, OSC2 pin outputs CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.<br>General Purpose I/O pin.                  |
| RA0/AN0<br>RA0<br>AN0                         | 2          | 3    | 19   | I/O<br>I           | TTL<br>Analog                 | PORTA is a bi-directional I/O port.<br><br>Digital I/O.<br>Analog input 0.   |
| RA1/AN1<br>RA1<br>AN1                         | 3          | 4    | 20   | I/O<br>I           | TTL<br>Analog                 |  |
| RA2/AN2/VREF-<br>RA2<br>AN2<br>VREF-          | 4          | 5    | 21   | I/O<br>I<br>I      | TTL<br>Analog<br>Analog       |  |
| RA3/AN3/VREF+<br>RA3<br>AN3<br>VREF+          | 5          | 6    | 22   | I/O<br>I<br>I      | TTL<br>Analog<br>Analog       |  |
| RA4/T0CKI<br>RA4<br>T0CKI                     | 6          | 7    | 23   | I/O<br>I           | ST/OD<br>ST                   |  |
| RA5/AN4/SS/LVDIN<br>RA5<br>AN4<br>SS<br>LVDIN | 7          | 8    | 24   | I/O<br>I<br>I<br>I | TTL<br>Analog<br>ST<br>Analog |  |
| RA6   |            |      |      |                    |                               |  |

Legend: TTL = TTL compatible input  
ST = Schmitt Trigger input with CMOS levels  
O = Output  
OD = Open Drain (no P diode to VDD)  
CMOS = CMOS compatible input or output  
I = Input  
P = Power

**TABLE 3-1: TIME-OUT IN VARIOUS SITUATIONS**

| Oscillator Configuration           | Power-up <sup>(2)</sup> |                 | Brown-out <sup>(2)</sup> | Wake-up from SLEEP or Oscillator Switch |
|------------------------------------|-------------------------|-----------------|--------------------------|---|
|                                    | PWRTE = 0               | PWRTE = 1       |                          |   |
| HS with PLL enabled <sup>(1)</sup> | 72 ms + 1024Tosc + 2ms  | 1024Tosc + 2 ms | 72 ms + 1024Tosc + 2ms   | 1024Tosc + 2 ms                         |
| HS, XT, LP                         | 72 ms + 1024Tosc        | 1024Tosc        | 72 ms + 1024Tosc         | 1024Tosc                                |
| EC                                 | 72 ms                   | —               | 72 ms                    | —                                       |
| External RC                        | 72 ms                   | —               | 72 ms                    | —                                       |

**Note 1:** 2 ms is the nominal time required for the 4x PLL to lock.

**2:** 72 ms is the nominal Power-up Timer delay.

**REGISTER 3-1: RCON REGISTER BITS AND POSITIONS**

|       |       |     |       |       |       |       |       |
|-------|-------|-----|-------|-------|-------|-------|-------|
| R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-0 | R/W-0 |
| IPEN  | LWRT  | —   | RI    | TO    | PD    | POR   | BOR   |
| bit 7 |       |     |       |       |       |       |       |
|       |       |     | bit 0 |       |       |       |       |

**Note:** See Register 4-3 on page 53 for bit definitions.

**TABLE 3-2: STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR RCON REGISTER**

| Condition                                     | Program Counter       | RCON Register | RI | TO | PD | POR | BOR | STKFUL | STKUNF |
|---|-----------------------|---------------|----|----|----|-----|-----|--------|--------|
| Power-on Reset                                | 0000h                 | 00-1 1100     | 1  | 1  | 1  | 0   | 0   | u      | u      |
| MCLR Reset during normal operation            | 0000h                 | 00-u uuuu     | u  | u  | u  | u   | u   | u      | u      |
| Software Reset during normal operation        | 0000h                 | 0u-0 uuuu     | 0  | u  | u  | u   | u   | u      | u      |
| Stack Full Reset during normal operation      | 0000h                 | 0u-u uu11     | u  | u  | u  | u   | u   | u      | 1      |
| Stack Underflow Reset during normal operation | 0000h                 | 0u-u uu11     | u  | u  | u  | u   | u   | 1      | u      |
| MCLR Reset during SLEEP                       | 0000h                 | 00-u 10uu     | u  | 1  | 0  | u   | u   | u      | u      |
| WDT Reset                                     | 0000h                 | 0u-u 01uu     | 1  | 0  | 1  | u   | u   | u      | u      |
| WDT Wake-up                                   | PC + 2                | uu-u 00uu     | u  | 0  | 0  | u   | u   | u      | u      |
| Brown-out Reset                               | 0000h                 | 0u-1 11u0     | 1  | 1  | 1  | 1   | 0   | u      | u      |
| Interrupt wake-up from SLEEP                  | PC + 2 <sup>(1)</sup> | uu-u 00uu     | u  | 1  | 0  | u   | u   | u      | u      |

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'.

**Note 1:** When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (0x000008h or 0x000018h).

**TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)**

| Register                | Applicable Devices |     |     |     | Power-on Reset,<br>Brown-out Reset | MCLR Resets<br>WDT Reset<br>RESET Instruction<br>Stack Resets | Wake-up via WDT<br>or Interrupt |
|-------------------------|--------------------|-----|-----|-----|------------------------------------|---|---------------------------------|
| TRISE                   | 242                | 442 | 252 | 452 | 0000 -111                          | 0000 -111   | uuuu -uuu                       |
| TRISD                   | 242                | 442 | 252 | 452 | 1111 1111                          | 1111 1111   | uuuu uuuu                       |
| TRISC                   | 242                | 442 | 252 | 452 | 1111 1111                          | 1111 1111   | uuuu uuuu                       |
| TRISB                   | 242                | 442 | 252 | 452 | 1111 1111                          | 1111 1111   | uuuu uuuu                       |
| TRISA <sup>(5, 7)</sup> | 242                | 442 | 252 | 452 | -111 1111 <sup>(5)</sup>           | -111 1111 <sup>(5)</sup>                                      | -uuu uuuu <sup>(5)</sup>        |
| LATE                    | 242                | 442 | 252 | 452 | ---- -xxx                          | ---- -uuu   | ---- -uuu                       |
| LATD                    | 242                | 442 | 252 | 452 | xxxx xxxx                          | uuuu uuuu   | uuuu uuuu                       |
| LATC                    | 242                | 442 | 252 | 452 | xxxx xxxx                          | uuuu uuuu   | uuuu uuuu                       |
| LATB                    | 242                | 442 | 252 | 452 | xxxx xxxx                          | uuuu uuuu   | uuuu uuuu                       |
| LATA <sup>(5, 7)</sup>  | 242                | 442 | 252 | 452 | -xxx xxxx <sup>(5)</sup>           | -uuu uuuu <sup>(5)</sup>                                      | -uuu uuuu <sup>(5)</sup>        |
| PORTE                   | 242                | 442 | 252 | 452 | ---- -000                          | ---- -000   | ---- -uuu                       |
| PORTD                   | 242                | 442 | 252 | 452 | xxxx xxxx                          | uuuu uuuu   | uuuu uuuu                       |
| PORTC                   | 242                | 442 | 252 | 452 | xxxx xxxx                          | uuuu uuuu   | uuuu uuuu                       |
| PORTB                   | 242                | 442 | 252 | 452 | xxxx xxxx                          | uuuu uuuu   | uuuu uuuu                       |
| PORTA <sup>(5, 7)</sup> | 242                | 442 | 252 | 452 | -x0x 0000 <sup>(5)</sup>           | -u0u 0000 <sup>(5)</sup>                                      | -uuu uuuu <sup>(5)</sup>        |

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition

**Note 1:** One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

**2:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

**4:** See Table 3-2 for RESET value for specific condition.

**5:** Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.

**6:** The long write enable is only reset on a POR or MCLR Reset.

**7:** Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they are read as '0'.

## 4.0 MEMORY ORGANIZATION

There are two memory blocks in Enhanced MCU devices. These memory blocks are:

- Program Memory
- Data Memory

Program and data memory use separate buses so that concurrent access can occur.

### 4.1 Program Memory Organization

A 21-bit program counter is capable of addressing the 2-Mbyte program memory space. Accessing a location between the physically implemented memory and the 2-Mbyte address will cause a read of all '0's (a NOP instruction).

PIC18C252 and PIC18C452 have 32 Kbytes of EPROM, while PIC18C242 and PIC18C442 have 16 Kbytes of EPROM. This means that PIC18CX52 devices can store up to 16K of single word instructions, and PIC18CX42 devices can store up to 8K of single word instructions.

The RESET vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

Figure 4-1 shows the Program Memory Map for PIC18C242/442 devices and Figure 4-2 shows the Program Memory Map for PIC18C252/452 devices.

# PIC18CXX2


## 4.6 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g. GOTO), then two cycles are required to complete the instruction (Example 4-2).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

### EXAMPLE 4-2: INSTRUCTION PIPELINE FLOW




## 4.7 Instructions in Program Memory

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSB = '0'). Figure 4-5 shows an example of how instruction words are stored in the program memory. To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSB will always read '0' (see Section 4.4).

The CALL and GOTO instructions have an absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 4-5 shows how the instruction "GOTO 000006h" is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single word instructions that the PC will be offset by. Section 19.0 provides further details of the instruction set.

FIGURE 4-5: INSTRUCTIONS IN PROGRAM MEMORY



# PIC18CXX2

---

NOTES:



# PIC18CXX2

## 13.1 CCP1 Module

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

## 13.2 CCP2 Module

Capture/Compare/PWM Register2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. All are readable and writable.

**TABLE 13-1: CCP MODE - TIMER RESOURCE**


| CCP Mode | Timer Resource   |
|----------|------------------|
| Capture  | Timer1 or Timer3 |
| Compare  | Timer1 or Timer3 |
| PWM      | Timer2           |

**TABLE 13-2: INTERACTION OF TWO CCP MODULES**


| CCPx Mode | CCPy Mode | Interaction   |
|-----------|-----------|---|
| Capture   | Capture   | TMR1 or TMR3 time-base. Time-base can be different for each CCP.  |
| Capture   | Compare   | The compare could be configured for the special event trigger, which clears either TMR1, or TMR3, depending upon which time-base is used. |
| Compare   | Compare   | The compare(s) could be configured for the special event trigger, which clears TMR1, or TMR3, depending upon which time-base is used.     |
| PWM       | PWM       | The PWMs will have the same frequency and update rate (TMR2 interrupt).   |
| PWM       | Capture   | None.   |
| PWM       | Compare   | None.   |

# PIC18CXX2

**FIGURE 14-5: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)**



**FIGURE 14-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)**



## 14.4.1.1 Addressing

Once the MSSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- a) The SSPSR register value is loaded into the SSPBUF register.
- b) The buffer full bit BF is set.
- c) An  $\overline{\text{ACK}}$  pulse is generated.
- d) MSSP interrupt flag bit SSPIF (PIR1<3>) is set (interrupt is generated if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSBs) of the first address byte specify if this is a 10-bit address. Bit  $\overline{\text{R/W}}$  (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSBs of the address. The sequence of events for 10-bit address is as follows, with steps 7-9 for slave-transmitter:

1. Receive first (high) byte of Address (bits SSPIF, BF and bit UA (SSPSTAT<1>) are set).
2. Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
4. Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).
5. Update the SSPADD register with the first (high) byte of Address. If match releases SCL line, this will clear bit UA.
6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
7. Receive Repeated START condition.
8. Receive first (high) byte of Address (bits SSPIF and BF are set).
9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

## 14.4.1.2 Reception

When the  $\overline{\text{R/W}}$  bit of the address byte is clear and an address match occurs, the  $\overline{\text{R/W}}$  bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then no Acknowledge ( $\overline{\text{ACK}}$ ) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set, or bit SSPOV (SSPCON<6>) is set.

An MSSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

## 14.4.1.3 Transmission

When the  $\overline{\text{R/W}}$  bit of the incoming address byte is set and an address match occurs, the  $\overline{\text{R/W}}$  bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The  $\overline{\text{ACK}}$  pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP (SSPCON<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 14-9).

An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the  $\overline{\text{ACK}}$  pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not  $\overline{\text{ACK}}$ ), then the data transfer is complete. When the  $\overline{\text{ACK}}$  is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another occurrence of the START bit. If the SDA line was low ( $\overline{\text{ACK}}$ ), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Pin RC3/SCK/SCL should be enabled by setting bit CKP.

The analog reference voltage is software selectable to either the device's positive and negative supply voltage ( $V_{DD}$  and  $V_{SS}$ ) or the voltage level on the RA3/AN3/ $V_{REF+}$  pin and RA2/AN2/ $V_{REF-}$ .

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the A/D conversion clock must be derived from the A/D's internal RC oscillator.


The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

A device RESET forces all registers to their RESET state. This forces the A/D module to be turned off and any conversion is aborted.

Each port pin associated with the A/D converter can be configured as an analog input (RA3 can also be a voltage reference) or as a digital I/O.


The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH/ADRESL registers, the  $GO/\overline{DONE}$  bit ( $ADCON0<2>$ ) is cleared, and A/D interrupt flag bit ADIF is set. The block diagram of the A/D module is shown in Figure 16-1.

**FIGURE 16-1: A/D BLOCK DIAGRAM**



# PIC18CXX2


**FIGURE 17-2: LOW VOLTAGE DETECT (LVD) BLOCK DIAGRAM**



The LVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits LVDL3:LVDL0 are set to 1111. In this state, the comparator input is multiplexed from the external input pin LVDIN (Figure 17-3).

This gives flexibility, because it allows a user to configure the Low Voltage Detect interrupt to occur at any voltage in the valid operating range.

**FIGURE 17-3: LOW VOLTAGE DETECT (LVD) WITH EXTERNAL INPUT BLOCK DIAGRAM**



## 18.2 Watchdog Timer (WDT)

The Watchdog Timer is a free running, on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKI pin. That means that the WDT will run, even if the clock on the OSC1/CLKI and OSC2/CLKO/RA6 pins of the device has been stopped, for example, by execution of a `SLEEP` instruction.

During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The  $\overline{TO}$  bit in the RCON register will be cleared upon a WDT time-out.

The Watchdog Timer is enabled/disabled by a device configuration bit. If the WDT is enabled, software execution may not disable this function. When the WDTEN configuration bit is cleared, the SWDTEN bit enables/disables the operation of the WDT.

The WDT time-out period values may be found in the Electrical Specifications section under parameter #31. Values for the WDT postscaler may be assigned using the configuration bits.

**Note:** The `CLRWDT` and `SLEEP` instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

**Note:** When a `CLRWDT` instruction is executed and the postscaler is assigned to the WDT, the postscaler count will be cleared, but the postscaler assignment is not changed.

### 18.2.1 CONTROL REGISTER

Register 18-7 shows the WDTCON register. This is a readable and writable register, which contains a control bit that allows software to override the WDT enable configuration bit, only when the configuration bit has disabled the WDT.

#### REGISTER 18-7: WDTCON REGISTER

|       |     |     |     |     |     |     |        |
|-------|-----|-----|-----|-----|-----|-----|--------|
| U-0   | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0  |
| —     | —   | —   | —   | —   | —   | —   | SWDTEN |
| bit 7 |     |     |     |     |     |     | bit 0  |

bit 7-1 **Unimplemented:** Read as '0'

bit 0 **SWDTEN:** Software Controlled Watchdog Timer Enable bit

1 = Watchdog Timer is on

0 = Watchdog Timer is turned off if the WDTEN configuration bit in the configuration register = '0'

Legend:

R = Readable bit

U = Unimplemented bit, read as '0'

W = Writable bit

- n = Value at POR Reset

# PIC18CXX2

**TABLE 19-2: PIC18CXXX INSTRUCTION SET (CONTINUED)**

| Mnemonic,<br>Operands                   | Description                     | Cycles   | 16-bit Instruction Word |      |      |      | Status<br>Affected | Notes           |  |
|---|---------------------------------|--|-------------------------|------|------|------|--------------------|-----------------|--|
|   |                                 |  | MSb                     |      | LSb  |      |                    |                 |  |
| LITERAL OPERATIONS                      |                                 |  |                         |      |      |      |                    |                 |  |
| ADDLW                                   | k                               | Add literal and WREG                               | 1                       | 0000 | 1111 | kkkk | kkkk               | C, DC, Z, OV, N |  |
| ANDLW                                   | k                               | AND literal with WREG                              | 1                       | 0000 | 1011 | kkkk | kkkk               | Z, N            |  |
| IORLW                                   | k                               | Inclusive OR literal with WREG                     | 1                       | 0000 | 1001 | kkkk | kkkk               | Z, N            |  |
| LFSR                                    | f, k                            | Move literal (12-bit) 2nd word<br>to FSRx 1st word | 2                       | 1110 | 1110 | 00ff | kkkk               | None            |  |
|   |                                 |  |                         | 1111 | 0000 | kkkk | kkkk               |                 |  |
| MOVLB                                   | k                               | Move literal to BSR<3:0>                           | 1                       | 0000 | 0001 | 0000 | kkkk               | None            |  |
| MOVLW                                   | k                               | Move literal to WREG                               | 1                       | 0000 | 1110 | kkkk | kkkk               | None            |  |
| MULLW                                   | k                               | Multiply literal with WREG                         | 1                       | 0000 | 1101 | kkkk | kkkk               | None            |  |
| RETLW                                   | k                               | Return with literal in WREG                        | 2                       | 0000 | 1100 | kkkk | kkkk               | None            |  |
| SUBLW                                   | k                               | Subtract WREG from literal                         | 1                       | 0000 | 1000 | kkkk | kkkk               | C, DC, Z, OV, N |  |
| XORLW                                   | k                               | Exclusive OR literal with WREG                     | 1                       | 0000 | 1010 | kkkk | kkkk               | Z, N            |  |
| DATA MEMORY ↔ PROGRAM MEMORY OPERATIONS |                                 |  |                         |      |      |      |                    |                 |  |
| TBLRD*                                  | Table Read                      | 2  | 0000                    | 0000 | 0000 | 1000 | None               |                 |  |
| TBLRD*+                                 | Table Read with post-increment  | 2 (5)  | 0000                    | 0000 | 0000 | 1001 | None               |                 |  |
| TBLRD*-                                 | Table Read with post-decrement  |  | 0000                    | 0000 | 0000 | 1010 | None               |                 |  |
| TBLRD+*                                 | Table Read with pre-increment   |  | 0000                    | 0000 | 0000 | 1011 | None               |                 |  |
| TBLWT*                                  | Table Write                     |  | 0000                    | 0000 | 0000 | 1100 | None               |                 |  |
| TBLWT*+                                 | Table Write with post-increment |  | 0000                    | 0000 | 0000 | 1101 | None               |                 |  |
| TBLWT*-                                 | Table Write with post-decrement |  | 0000                    | 0000 | 0000 | 1110 | None               |                 |  |
| TBLWT+*                                 | Table Write with pre-increment  | 0000   | 0000                    | 0000 | 1111 | None |                    |                 |  |

**Note 1:** When a PORT register is modified as a function of itself (e.g., `MOVF PORTB, 1, 0`), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

- 2: If this instruction is executed on the TMR0 register (and, where applicable,  $d = 1$ ), the prescaler will be cleared if assigned.
- 3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a `NOP`.
- 4: Some instructions are 2 word instructions. The second word of these instructions will be executed as a `NOP`, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.
- 5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

# PIC18CXX2

| ADDWFC           |  | ADD WREG and Carry bit to f |      |  |      |      |      |      |
|------------------|--|-----------------------------|------|--|------|------|------|------|
| Syntax:          | [ <i>label</i> ] ADDWFC    f [,d [,a]  |                             |      |  |      |      |      |      |
| Operands:        | 0 ≤ f ≤ 255<br>d ∈ [0,1]<br>a ∈ [0,1]  |                             |      |  |      |      |      |      |
| Operation:       | (WREG) + (f) + (C) → dest  |                             |      |  |      |      |      |      |
| Status Affected: | N,OV, C, DC, Z   |                             |      |  |      |      |      |      |
| Encoding:        | <table border="1"><tr><td>0010</td><td>00da</td><td>ffff</td><td>ffff</td></tr></table>  |                             |      |  | 0010 | 00da | ffff | ffff |
| 0010             | 00da   | ffff                        | ffff |  |      |      |      |      |
| Description:     | Add WREG, the Carry Flag and data memory location 'f'. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed in data memory location 'f'. If 'a' is 0, the Access Bank will be selected. If 'a' is 1, the BSR will not be overridden. |                             |      |  |      |      |      |      |
| Words:           | 1  |                             |      |  |      |      |      |      |
| Cycles:          | 1  |                             |      |  |      |      |      |      |

Q Cycle Activity:

| Q1     | Q2                | Q3           | Q4                   |
|--------|-------------------|--------------|----------------------|
| Decode | Read register 'f' | Process Data | Write to destination |

**Example:**            ADDWFC    REG, 0, 1

Before Instruction

Carry bit= 1  
REG        = 0x02  
WREG       = 0x4D

After Instruction

Carry bit= 0  
REG        = 0x02  
WREG       = 0x50

| ANDLW             | AND literal with WREG  |      |      |      |
|-------------------|--|------|------|------|
| Syntax:           | [ <i>label</i> ] ANDLW    k  |      |      |      |
| Operands:         | $0 \leq k \leq 255$  |      |      |      |
| Operation:        | (WREG) .AND. k $\rightarrow$ WREG  |      |      |      |
| Status Affected:  | N,Z  |      |      |      |
| Encoding:         | 0000   | 1011 | kkkk | kkkk |
| Description:      | The contents of WREG are ANDed with the 8-bit literal 'k'. The result is placed in WREG. |      |      |      |
| Words:            | 1  |      |      |      |
| Cycles:           | 1  |      |      |      |
| Q Cycle Activity: |  |      |      |      |

| Q1     | Q2               | Q3           | Q4            |
|--------|------------------|--------------|---------------|
| Decode | Read literal 'k' | Process Data | Write to WREG |

**Example:**            ANDLW       0x5F

Before Instruction

WREG       = 0xA3

After Instruction

WREG       = 0x03



# PIC18CXX2

## SLEEP Enter SLEEP mode

Syntax: `[label] SLEEP`

Operands: None

Operation: 00h → WDT,  
0 → WDT postscaler,  
1 →  $\overline{TO}$ ,  
0 →  $\overline{PD}$

Status Affected:  $\overline{TO}$ ,  $\overline{PD}$

Encoding: 

|      |      |      |      |
|------|------|------|------|
| 0000 | 0000 | 0000 | 0011 |
|------|------|------|------|

Description: The power-down status bit ( $\overline{PD}$ ) is cleared. The time-out status bit ( $\overline{TO}$ ) is set. Watchdog Timer and its postscaler are cleared. The processor is put into SLEEP mode with the oscillator stopped.

Words: 1

Cycles: 1

Q Cycle Activity:

| Q1     | Q2           | Q3           | Q4          |
|--------|--------------|--------------|-------------|
| Decode | No operation | Process Data | Go to sleep |

Example: SLEEP

Before Instruction

$\overline{TO}$  = ?  
 $\overline{PD}$  = ?

After Instruction

$\overline{TO}$  = 1 †  
 $\overline{PD}$  = 0

† If WDT causes wake-up, this bit is cleared.

## SUBFWB Subtract f from WREG with borrow

Syntax: `[label] SUBFWB f[,d[,a]]`

Operands:  $0 \leq f \leq 255$   
 $d \in [0,1]$   
 $a \in [0,1]$

Operation:  $(WREG) - (f) - (\overline{C}) \rightarrow \text{dest}$

Status Affected: N, OV, C, DC, Z

Encoding: 

|      |      |      |      |
|------|------|------|------|
| 0101 | 01da | ffff | ffff |
|------|------|------|------|

Description: Subtract register 'f' and carry flag (borrow) from WREG (2's complement method). If 'd' is 0, the result is stored in WREG. If 'd' is 1, the result is stored in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).

Words: 1

Cycles: 1

Q Cycle Activity:

| Q1     | Q2                | Q3           | Q4                   |
|--------|-------------------|--------------|----------------------|
| Decode | Read register 'f' | Process Data | Write to destination |

Example 1: SUBFWB REG, 1, 0

Before Instruction

REG = 3  
WREG = 2  
C = 1

After Instruction

REG = FF  
WREG = 2  
C = 0  
Z = 0  
N = 1 ; result is negative

Example 2: SUBFWB REG, 0, 0

Before Instruction

REG = 2  
WREG = 5  
C = 1

After Instruction

REG = 2  
WREG = 3  
C = 1  
Z = 0  
N = 0 ; result is positive

Example 3: SUBFWB REG, 1, 0

Before Instruction

REG = 1  
WREG = 2  
C = 0

After Instruction

REG = 0  
WREG = 2  
C = 1  
Z = 1 ; result is zero  
N = 0

# PIC18CXX2

## 21.3 AC (Timing) Characteristics

### 21.3.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS
2. TppS
3. TCC:ST (I<sup>2</sup>C specifications only)
4. Ts (I<sup>2</sup>C specifications only)

|   |           |   |      |
|---|-----------|---|------|
| T |           | T |      |
| F | Frequency | T | Time |

Lowercase letters (pp) and their meanings:

|    |                   |     |                                    |
|----|-------------------|-----|------------------------------------|
| pp |                   | osc | OSC1                               |
| cc | CCP1              | rd  | $\overline{RD}$                    |
| ck | CLKOUT            | rw  | $\overline{RD}$ or $\overline{WR}$ |
| cs | $\overline{CS}$   | sc  | SCK                                |
| di | SDI               | ss  | $\overline{SS}$                    |
| do | SDO               | t0  | T0CKI                              |
| dt | Data in           | t1  | T1CKI                              |
| io | I/O port          | wr  | $\overline{WR}$                    |
| mc | $\overline{MCLR}$ |     |                                    |

Uppercase letters and their meanings:

|                       |                        |      |              |
|-----------------------|------------------------|------|--------------|
| S                     |                        | P    | Period       |
| F                     | Fall                   | R    | Rise         |
| H                     | High                   | V    | Valid        |
| I                     | Invalid (Hi-impedance) | Z    | Hi-impedance |
| L                     | Low                    |      |              |
| I <sup>2</sup> C only |                        | High | High         |
| AA                    | output access          | Low  | Low          |
| BUF                   | Bus free               |      |              |


TCC:ST (I<sup>2</sup>C specifications only)

|     |                 |     |                |
|-----|-----------------|-----|----------------|
| CC  |                 | SU  | Setup          |
| HD  | Hold            |     |                |
| ST  |                 | STO | STOP condition |
| DAT | DATA input hold |     |                |
| STA | START condition |     |                |

**TABLE 21-5: PLL CLOCK TIMING SPECIFICATION (V<sub>DD</sub> = 4.2V - 5.5V)**

| Param No. | Symbol | Characteristic                      | Min | Max | Units | Conditions |
|-----------|--------|-------------------------------------|-----|-----|-------|------------|
|           | TRC    | PLL Start-up Time (Lock Time)       | —   | 2   | ms    |            |
|           | ΔCLK   | CLKOUT Stability (Jitter) using PLL | -2  | +2  | %     |            |

**FIGURE 21-6: CLKOUT AND I/O TIMING**




**TABLE 21-6: CLKOUT AND I/O TIMING REQUIREMENTS**

| Param. No. | Symbol   | Characteristic  | Min          | Typ | Max         | Units | Conditions |
|------------|----------|---|--------------|-----|-------------|-------|------------|
| 10         | TosH2ckL | OSC1↑ to CLKOUT↓  | —            | 75  | 200         | ns    | (1)        |
| 11         | TosH2ckH | OSC1↑ to CLKOUT↑  | —            | 75  | 200         | ns    | (1)        |
| 12         | TckR     | CLKOUT rise time  | —            | 35  | 100         | ns    | (1)        |
| 13         | TckF     | CLKOUT fall time  | —            | 35  | 100         | ns    | (1)        |
| 14         | TckL2ioV | CLKOUT ↓ to Port out valid                                | —            | —   | 0.5Tcy + 20 | ns    | (1)        |
| 15         | TioV2ckH | Port in valid before CLKOUT ↑                             | 0.25Tcy + 25 | —   | —           | ns    | (1)        |
| 16         | TckH2ioI | Port in hold after CLKOUT ↑                               | 0            | —   | —           | ns    | (1)        |
| 17         | TosH2ioV | OSC1↑ (Q1 cycle) to Port out valid                        | —            | 50  | 150         | ns    |            |
| 18         | TosH2ioI | OSC1↑ (Q2 cycle) to Port input invalid (I/O in hold time) | PIC18CXXX    | 100 | —           | ns    |            |
| 18A        |          |   | PIC18LCXXX   | 200 | —           | ns    |            |
| 19         | TioV2osH | Port input valid to OSC1↑ (I/O in setup time)             | 0            | —   | —           | ns    |            |
| 20         | TioR     | Port output rise time                                     | PIC18CXXX    | 12  | 25          | ns    |            |
| 20A        |          |   | PIC18LCXXX   | —   | 50          | ns    |            |
| 21         | TioF     | Port output fall time                                     | PIC18CXXX    | 12  | 25          | ns    |            |
| 21A        |          |   | PIC18LCXXX   | —   | 50          | ns    |            |
| 22††       | TINP     | INT pin high or low time                                  | Tcy          | —   | —           | ns    |            |
| 23††       | TRBP     | RB7:RB4 change INT high or low time                       | Tcy          | —   | —           | ns    |            |
| 24††       | TRCP     | RC7:RC4 change INT high or low time                       | 20           | —   | —           | ns    |            |


†† These parameters are asynchronous events not related to any internal clock edges.

**Note 1:** Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

**FIGURE 22-25: MINIMUM AND MAXIMUM  $V_{IN}$  vs.  $V_{DD}$ , (TTL INPUT,  $-40^{\circ}\text{C}$  TO  $+125^{\circ}\text{C}$ )**




**FIGURE 22-26: MINIMUM AND MAXIMUM  $V_{IN}$  vs.  $V_{DD}$  ( $I^2\text{C}$  INPUT,  $-40^{\circ}\text{C}$  TO  $+125^{\circ}\text{C}$ )**




## 23.0 PACKAGING INFORMATION

### 23.1 Package Marking Information

28-Lead PDIP (Skinny DIP)



Example



28-Lead SOIC



Example



|                |        |  |
|----------------|--------|--|
| <b>Legend:</b> | XX...X | Customer-specific information  |
|                | Y      | Year code (last digit of calendar year)  |
|                | YY     | Year code (last 2 digits of calendar year)   |
|                | WW     | Week code (week of January 1 is week '01')   |
|                | NNN    | Alphanumeric traceability code   |
|                | (e3)   | Pb-free JEDEC designator for Matte Tin (Sn)  |
|                | *      | This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package. |

**Note:** In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.