



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, LVD, POR, PWM, WDT
Number of I/O	20
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj128gb202-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Pin Num	Pin Number/Grid Locator					
Pin Function	28-Pin SPDIP/SOIC/ SSOP	28-Pin QFN-S	44-Pin TQFP/QFN	I/O	Input Buffer	Description	
AN0	2	27	19	Ι	ANA	12-Bit SAR A/D Converter Inputs.	
AN1	3	28	20	I	ANA		
AN2	4	1	21	Ι	ANA		
AN3	5	2	22	Ι	ANA		
AN4	6	3	23	Ι	ANA		
AN5	7	4	24	Ι	ANA		
AN6	25	22	14	Ι	ANA		
AN7	24	21	11	Ι	ANA		
AN9	26	23	15	Ι	ANA		
AN10	—	—	25	I	ANA		
AN11	—		26	Ι	ANA		
AN12	—	—	27	Ι	ANA		
ASCL1	3	28	20		—		
ASDA1	2	27	19	_	—		
AVdd	—	—	17	Р	ANA	Positive Supply for Analog modules.	
AVss	—	24	16	Р	ANA	Ground Reference for Analog modules.	
C1INA	7	4	24	Ι	ANA	Comparator 1 Input A.	
C1INB	6	3	23	I	ANA	Comparator 1 Input B.	
C1INC	24	15	1	Ι	ANA	Comparator 1 Input C.	
C1IND	9	6	30	Ι	ANA	Comparator 1 Input D.	
C2INA	5	2	22	Ι	ANA	Comparator 2 Input A.	
C2INB	4	1	21	Ι	ANA	Comparator 2 Input B.	
C2INC	18	15	1	Ι	ANA	Comparator 2 Input C.	
C2IND	10	7	31	Ι	ANA	Comparator 2 Input D.	
C3INA	26	23	15	Ι	ANA	Comparator 3 Input A.	
C3INB	25	22	14	Ι	ANA	Comparator 3 Input B.	
C3INC	2	15	1	Ι	ANA	Comparator 3 Input C.	
C3IND	3	28	20	Ι	ANA	Comparator 3 Input D.	
CLKI	9	6	30	I	ANA	Main Clock Input Connection.	
CLKO	10	7	31	0		System Clock Output.	
Legend: ST = Schmitt Trigger input TTL = TTL compatible input I = Input							

Legend: ST = Schmitt Trigge ANA = Analog input = Schmitt Trigger input

$$I^2C$$
 = ST with I^2C^{TM} or SMBus levels

TTL = TTL compatible input $\Omega = \Omega$ utput O = Output P = Power

2.7 Configuration of Analog and Digital Pins During ICSP Operations

If an ICSP compliant emulator is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins. Depending on the particular device, this is done by setting all bits in the ADxPCFG register(s) or clearing all bits in the ANSx registers.

All PIC24F devices will have either one or more ADxPCFG registers, or several ANSx registers (one for each port); no device will have both. Refer to Section 11.2 "Configuring Analog Port Pins (ANSx)" for more specific information.

The bits in these registers that correspond to the A/D pins that initialized the emulator must not be changed by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must modify the appropriate bits during initialization of the A/D module, as follows:

- For devices with an ADxPCFG register, clear the bits corresponding to the pin(s) to be configured as analog. Do not change any other bits, particularly those corresponding to the PGECx/PGEDx pair, at any time.
- For devices with ANSx registers, set the bits corresponding to the pin(s) to be configured as analog. Do not change any other bits, particularly those corresponding to the PGECx/PGEDx pair, at any time.

When a Microchip debugger/emulator is used as a programmer, the user application firmware must correctly configure the ADxPCFG or ANSx registers. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.8 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k Ω to 10 k Ω resistor to Vss on unused pins and drive the output to logic low.





2: The instructions, TBLRDH/TBLWTH/TBLRDL/TBLWTL, decide if the higher or lower word of program memory is accessed. TBLRDH/TBLWTH instructions access the higher word and TBLRDL/TBLWTL instructions access the lower word. Table read operations are permitted in the configuration memory space.

6.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"dsPIC33/PIC24 Family Reference Manual"*, **"Program Memory"** (DS39715). The information in this data sheet supersedes the information in the FRM.

The PIC24FJ128GB204 family of devices contains internal Flash program memory for storing and executing application code. The program memory is readable, writable and erasable. The Flash memory can be programmed in four ways:

- In-Circuit Serial Programming[™] (ICSP[™])
- Run-Time Self-Programming (RTSP)
- JTAG
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)

ICSP allows a PIC24FJ128GB204 family device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (named PGECx and PGEDx, respectively), and three other lines for power (VDD), ground (Vss) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user may write program memory data in blocks of 64 instructions (192 bytes) at a time and erase program memory in blocks of 512 instructions (1536 bytes) at a time.

6.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the Table Read and Table Write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a W register, specified in the table instruction, as shown in Figure 6-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 6-1: ADDRESSING FOR TABLE REGISTERS



6.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase blocks of eight rows (512 instructions) at a time and to program one row at a time. It is also possible to program single words.

The 8-row erase blocks and single row write blocks are edge-aligned, from the beginning of program memory on boundaries of 1536 bytes and 192 bytes, respectively.

When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using Table Writes is stored in holding latches until the programming sequence is executed.

Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 64 TBLWT instructions are required to write the full row of memory.

To ensure that no data is corrupted during a write, any unused address should be programmed with FFFFFFh. This is because the holding latches reset to an unknown state, so if the addresses are left in the Reset state, they may overwrite the locations on rows which were not rewritten.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.

Data can be loaded in any order and the holding registers can be written to, multiple times, before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

Note: Writing to a location multiple times, without erasing, is not recommended.

All of the Table Write operations are single-word writes (2 instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

6.3 JTAG Operation

The PIC24F family supports JTAG boundary scan. Boundary scan can improve the manufacturing process by verifying pin to PCB connectivity.

6.4 Enhanced In-Circuit Serial Programming

Enhanced In-Circuit Serial Programming uses an on-board bootloader, known as the Program Executive (PE), to manage the programming process. Using an SPI data frame format, the Program Executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

6.5 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 6-1) controls which blocks are to be erased, which memory type is to be programmed and when the programming cycle starts.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. For more information, refer to **Section 6.6 "Programming Operations"**.

6.6 **Programming Operations**

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	
—	RTCIE	DMA5IE	SPI3RXIE	SPI2RXIE	SPI1RXIE	—	KEYSTRIE	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0	
CRYDNIE	INT4IE ⁽¹⁾	INT3IE ⁽¹⁾		_	MI2C2IE	SI2C2IE	—	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 15	Unimplemen	ted: Read as '	0'					
bit 14	RTCIE: Real-	Time Clock and	d Calendar Inte	errupt Enable bi	it			
	1 = Interrupt i	request is enab	led nabled					
hit 13		A Channel 5 In	terrunt Enable	bit				
bit to	1 = Interrupt i	request is enab	led	Sit				
	0 = Interrupt i	request is not e	nabled					
bit 12	SPI3RXIE: SI	PI3 Receive Int	errupt Enable	bit				
	1 = Interrupt r	request is enab	led					
	0 = Interrupt i	request is not e	nabled					
bit 11	SPI2RXIE: SI	PI2 Receive Int	errupt Enable	bit				
	\perp = Interrupt i	request is enab	nabled					
bit 10	SPI1RXIE: SI	PI1 Receive Int	errupt Enable	bit				
	1 = Interrupt r	request is enab	led					
	0 = Interrupt r	request is not e	nabled					
bit 9	Unimplemen	Unimplemented: Read as '0'						
bit 8	KEYSTRIE: (Cryptographic K	ey Store Progr	ram Done Interr	rupt Enable bit			
	1 = Interrupt r	request is enab	led					
		request is not e	nabled					
bit /		ryptographic Op	peration Done I	Interrupt Enable	e bit			
	1 = Interrupt	request is enab	nabled					
bit 6	INT4IE: Exter	rnal Interrupt 4	Enable bit ⁽¹⁾					
	1 = Interrupt r	request is enab	led					
	0 = Interrupt request is not enabled							
bit 5	INT3IE: External Interrupt 3 Enable bit ⁽¹⁾							
	1 = Interrupt r	request is enab	led					
		request is not e	nabled					
DIT 4-3		ited: Read as '		hla hit				
dit 2	MIZCZIE: Ma	ster 1202 Even	t interrupt Enal	DIE DIT				
	1 = 1 interrupt	request is enab	nabled					
		1						

REGISTER 8-16: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPn or RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

REGISTER 11-3: ANSC: PORTC ANALOG FUNCTION SELECTION REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15	-						bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1
—	—	—	—	—		ANSC<2:0>	
bit 7	·		•		•		bit 0
Legend:							
P = Peadable bit $W = Writable bit$ $II = I lnimplemented bit read as '0'$							

R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

bit 2-0 **ANSC<2:0>:** Analog Function Selection bits

1 = Pin is configured in Analog mode; I/O port read is disabled

0 = Pin is configured in Digital mode; I/O port read is enabled

Note 1: These pins are not available in 28-pin devices.

11.4.3.1 Input Mapping

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral; that is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-4 through Register 11-22).

Each register contains two sets of 6-bit fields, with each set associated with one of the pin-selectable peripherals. Programming a given peripheral's bit field with an appropriate 6-bit value maps the RPn/RPIn pin with that value to that peripheral. For any given device, the valid range of values for any of the bit fields corresponds to the maximum number of Peripheral Pin Selections supported by the device.

TABI F 11-3	SELECTABLE INPUT SOURCES ((MAPS INPUT TO FUNCTION) ⁽¹⁾

Input Name	Function Name	Register	Function Mapping Bits
DSM Modulation Input	MDMIN	RPINR30	MDMIR<5:0>
DSM Carrier 1 Input	MDCIN1	RPINR31	MDC1R<5:0>
DSM Carrier 2 Input	MDCIN2	RPINR31	MDC2R<5:0>
External Interrupt 1	INT1	RPINR0	INT1R<5:0>
External Interrupt 2	INT2	RPINR1	INT2R<5:0>
External Interrupt 3	INT3	RPINR1	INT3R<5:0>
External Interrupt 4	INT4	RPINR2	INT4R<5:0>
Input Capture 1	IC1	RPINR7	IC1R<5:0>
Input Capture 2	IC2	RPINR7	IC2R<5:0>
Input Capture 3	IC3	RPINR8	IC3R<5:0>
Input Capture 4	IC4	RPINR8	IC4R<5:0>
Input Capture 5	IC5	RPINR9	IC5R<5:0>
Input Capture 6	IC6	RPINR9	IC6R<5:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<5:0>
Output Compare Fault B	OCFB	RPINR11	OCFBR<5:0>
Output Compare Trigger 1	OCTRIG1	RPINR0	OCTRIG1R<5:0>
Output Compare Trigger 2	OCTRIG2	RPINR2	OCTRIG2R<5:0>
SPI1 Clock Input	SCK1IN	RPINR20	SCK1R<5:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<5:0>
SPI1 Slave Select Input	SS1IN	RPINR21	SS1R<5:0>
SPI2 Clock Input	SCK2IN	RPINR22	SCK2R<5:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<5:0>
SPI2 Slave Select Input	SS2IN	RPINR23	SS2R<5:0>
SPI3 Clock Input	SCK3IN	RPINR28	SCK3R<5:0>
SPI3 Data Input	SDI3	RPINR28	SDI3R<5:0>
SPI3 Slave Select Input	SS3IN	RPINR29	SS3R<5:0>
Generic Timer External Clock	TMRCK	RPINR23	TMRCKR<5:0>
UART1 Clear-to-Send	U1CTS	RPINR18	U1CTSR<5:0>
UART1 Receive	U1RX	RPINR18	U1RXR<5:0>
UART2 Clear-to-Send	U2CTS	RPINR19	U2CTSR<5:0>
UART2 Receive	U2RX	RPINR19	U2RXR<5:0>
UART3 Clear-to-Send	U3CTS	RPINR21	U3CTSR<5:0>
UART3 Receive	U3RX	RPINR17	U3RXR<5:0>
UART4 Clear-to-Send	U4CTS	RPINR27	U4CTSR<5:0>
UART4 Receive	U4RX	RPINR27	U4RXR<5:0>

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger (ST) input buffers.

REGISTER 11-16: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SCK2R5	SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SDI2R5	SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
bit 13-8	SCK2R<5:0>: Assign SPI2 Clock Input (SCK2IN) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	SDI2R<5:0>: Assign SPI2 Data Input (SDI2) to Corresponding RPn or RPIn Pin bits

REGISTER 11-17: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	TMRCKR5	TMRCKR4	TMRCKR3	TMRCKR2	TMRCKR1	TMRCKR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SS2R5	SS2R4	SS2R3	SS2R2	SS2R1	SS2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 TMRCKR<5:0>: Assign General Timer External Input (TMRCK) to Corresponding RPn or RPIn Pin bits bit 7-6 Unimplemented: Read as '0'

bit 5-0 SS2R<5:0>: Assign SPI2 Slave Select Input (SS2IN) to Corresponding RPn or RPIn Pin bits

REGISTER 16-2: SPIxCON1H: SPIx CONTROL REGISTER 1 HIGH

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AUDEN ⁽¹	¹⁾ SPISGNEXT	IGNROV	IGNTUR	AUDMONO ⁽²⁾	URDTEN ⁽³⁾	AUDMOD1 ⁽⁴⁾	AUDMOD0 ⁽⁴⁾
bit 15		•			•		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	FRMCNT2	FRMCNT1	FRMCNT0
bit 7		•		•	•		bit 0
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	nown
							-
bit 15	AUDEN: Aud	io Codec Supp	ort Enable bit	1)			
bit 10	1 = Audio pro	otocol is enable	d MSTEN cor	ntrols the directio	n of both SCK	and Frame (a	kalRC) and
	this modu	le functions as	if FRMEN = 1	, FRMSYNC = N	ISTEN, FRMC	NT<2:0> = 001	and SMP = 0 ,
	regardles	s of their actua	l values				
	0 = Audio pro	otocol is disable	ed				
bit 14	SPISGNEXT:	SPIx Sign-Exte	end RX FIFO	Read Data Enab	le bit		
	1 = Data from	RX FIFO is sig	n-extended	1			
	0 = Data from		t sign-extende	ed			
bit 13	IGNROV: Ign	ore Receive Ov	verflow bit				
	1 = A Receiv	e Overflow (RC ceive data	DV) IS NOT a	critical error; duri	ing ROV, data	In the FIFO is i	not overwritten
	0 = A ROV is	a critical error	that stops SP	l operation			
bit 12	IGNTUR: land	ore Transmit Ur	nderrun bit	•			
	1 = A Transn	nit Underrun (T	UR) is NOT a	a critical error and	d data indicate	d by URDTEN	is transmitted
	until the S	SPIxTXB is not	empty			2	
	0 = A TUR is	a critical error	that stops SP	I operation			
bit 11	AUDMONO:	Audio Data For	mat Transmit	bit ⁽²⁾			
	1 = Audio dat	a is mono (i.e.,	each data wo	rd is transmitted	on both left ar	id right channe	ls)
1.11.4.0		a is stereo		1. · · (3)			
DIT 10		ansmit Underru	n Data Enable		non one;t I la don		litione
	1 = Transmits 0 = Transmits	the last receive	ed data during	n Transmit Under	run conditions		IIIIONS
hit 9-8			ocol Mode Sel	lection hits $^{(4)}$			
	11 = PCM/DS	P mode					
	10 = Right Ju	stified mode: T	his module fu	nctions as if SPI	E = 1, regard	ess of its actua	al value
	01 = Left Just	ified mode: Thi	s module fund	ctions as if SPIFE	$\Xi = 1$, regardle	ss of its actual	value
	$00 = I^2S \mod$	e: This module	functions as i	f SPIFE = 0, reg	ardless of its a	ctual value	
bit 7	FRMEN: Fran	ned SPIx Supp	ort bit				
	1 = Framed S	Plx support is e	enabled (SSx	pin is used as th	e FSYNC inpu	t/output)	
	0 = ramed S	Fix support is (usabled				
Note 1:	AUDEN can only	be written whe	en the SPIEN	bit = 0.			
2:	AUDMONO can	only be written	when the SPI	EN bit = 0 and is	only valid for	AUDEN = 1.	
3:	URDTEN is only	valid when IGN	ITUR = 1.				
4:	AUDMOD<1:0> 0 NOT in PCM/DS	can only be writ P mode, this m	tten when the odule functior	SPIEN bit = 0 ar s as if FRMSYP	nd are only val W = 1, regardl	id when AUDE	N = 1. When I value.

19.2 USB Buffer Descriptors and the BDT

Endpoint buffer control is handled through a structure called the Buffer Descriptor Table (BDT). This provides a flexible method for users to construct and control endpoint buffers of various lengths and configurations.

The BDT can be located in any available, 512-byte aligned block of data RAM. The BDT Pointer (U1BDTP1) contains the upper address byte of the BDT and sets the location of the BDT in RAM. The user must set this pointer to indicate the table's location.

The BDT is composed of Buffer Descriptors (BDs) which are used to define and control the actual buffers in the USB RAM space. Each BD consists of two, 16-bit "soft" (non-fixed address) registers, BDnSTAT and BDnADR, where n represents one of the 64 possible BDs (range of 0 to 63). BDnSTAT is the status register for BDn, while BDnADR specifies the starting address for the buffer associated with BDn.

Note: Since BDnADR is a 16-bit register, only the first 64 Kbytes of RAM can be accessed by the USB module.

Depending on the endpoint buffering configuration used, there are up to 64 sets of Buffer Descriptors, for a total of 256 bytes. At a minimum, the BDT must be at least 8 bytes long. This is because the *"USB 2.0 Specification"* mandates that every device must have Endpoint 0 with both input and output for initial setup.

Endpoint mapping in the BDT is dependent on three variables:

- Endpoint number (0 to 15)
- Endpoint direction (RX or TX)
- Ping-pong settings (U1CNFG1<1:0>)

Figure 19-8 illustrates how these variables are used to map endpoints in the BDT.

In Host mode, only Endpoint 0 Buffer Descriptors are used. All transfers utilize the Endpoint 0 Buffer Descriptor and USB Endpoint Control register (U1EP0). For received packets, the attached device's source endpoint is indicated by the value of ENDPT<3:0> in the USB Status register (U1STAT<7:4>). For transmitted packets, the attached device's destination endpoint is indicated by the value written to the USB Token register (U1TOK).

FIGURE 19-8: BDT MAPPING FOR ENDPOINT BUFFERING MODES



23.0 CRYPTOGRAPHIC ENGINE

Note: This data sheet summarizes the features of the PIC24FJ128GB204 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Cryptographic Engine" (DS70005133), which is available from the Microchip web site (www.microchip.com).

The Cryptographic Engine provides a new set of data security options. Using its own free-standing state machines, the engine can independently perform NIS standard encryption and decryption of data independently of the CPU. This eliminates the concerns of excessive CPU or program memory overhead that encryption and decryption would otherwise require, while enhancing the application's security.

The primary features of the Cryptographic Engine are:

- Memory-mapped 128-bit and 256-bit memory spaces for encryption/decryption data
- Multiple options for key storage, selection and management

- · Support for internal context saving
- · Session key encryption and loading
- · Half-duplex operation
- DES and Triple DES (3DES) encryption and decryption (64-bit block size):
 - Supports 64-bit keys and 2-key or 3-key Triple DES
- AES encryption and decryption (128-bit block size):
 - Supports key sizes of 128, 192 or 256 bits
- Supports ECB, CBC, CFB, OFB and CTR modes for both DES and AES standards
- Programmatically secure key storage:
 - 512-bit OTP array for key storage, not readable from other memory spaces
 - 32-bit Configuration Page
 - Simple in-module programming interface
 - Supports Key Encryption Key (KEK)
- Support for True and Psuedorandom Number Generation (PRNG), NIST SP800-90 compliant

A simplified block diagram of the Cryptographic Engine is shown in Figure 23-1.



FIGURE 23-1: CRYPTOGRAPHIC ENGINE BLOCK DIAGRAM

REGISTER 25-9: AD1CSSH: ADC1 INPUT SCAN SELECT REGISTER (HIGH WORD)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
		CSS<31:27>			—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0
Legend:							

=ogona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11 CSS<31:27>: ADC1 Input Scan Selection bits 1 = Includes corresponding channel for input scan

0 = Skips channel for input scan

REGISTER 25-10: AD1CSSL: ADC1 INPUT SCAN SELECT REGISTER (LOW WORD)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
—			CSS<1	4:9> ⁽¹⁾			—
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| | | | CSS | <7:0> | | | |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 Unimplemented: Read as '0'

- bit 14-9CSS<14:9>: ADC1 Input Scan Selection bits(1)1 = Includes corresponding channel for input scan0 = Skips channel for input scanbit 8Unimplemented: Read as '0'bit 7-0CSS<7:0>: ADC1 Input Scan Selection bits1 = Includes corresponding channel for input scan
 - 0 = Skips channel for input scan



bit 10-0 Unimplemented: Read as '0'

REGISTER 26-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3) (CONTINUED)

- bit 1-0 CCH<1:0>: Comparator Channel Select bits
 - 11 = Inverting input of the comparator connects to the internal selectable reference voltage specified by the CVREFM<1:0> bits in the CVRCON register
 - 10 = Inverting input of the comparator connects to the CxIND pin
 - 01 = Inverting input of the comparator connects to the CxINC pin
 - 00 = Inverting input of the comparator connects to the CxINB pin
- **Note 1:** If the EVPOL<1:0> bits are set to a value other than '00', the first interrupt generated will occur on any transition of COUT. Subsequent interrupts will occur based on the EVPOLx bits setting.

REGISTER 26-2: CMSTAT: COMPARATOR MODULE STATUS REGISTER

R/W-0	U-0	U-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC
CMIDL	—	—	—	—	C3EVT	C2EVT	C1EVT
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC
_	_	_	_	_	C3OUT	C2OUT	C1OUT
bit 7							bit 0

Legend:	HSC = Hardware Settable/Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	CMIDL: Comparator Stop in Idle Mode bit
	1 = Discontinues operation of all comparators when device enters Idle mode0 = Continues operation of all enabled comparators in Idle mode
bit 14-11	Unimplemented: Read as '0'
bit 10	C3EVT: Comparator 3 Event Status bit (read-only)
	Shows the current event status of Comparator 3 (CM3CON<9>).
bit 9	C2EVT: Comparator 2 Event Status bit (read-only)
	Shows the current event status of Comparator 2 (CM2CON<9>).
bit 8	C1EVT: Comparator 1 Event Status bit (read-only)
	Shows the current event status of Comparator 1 (CM1CON<9>).
bit 7-3	Unimplemented: Read as '0'
bit 2	C3OUT: Comparator 3 Output Status bit (read-only)
	Shows the current output of Comparator 3 (CM3CON<8>).
bit 1	C2OUT: Comparator 2 Output Status bit (read-only)
	Shows the current output of Comparator 2 (CM2CON<8>).
bit 0	C1OUT: Comparator 1 Output Status bit (read-only)
	Shows the current output of Comparator 1 (CM1CON<8>).

NOTES:

REGISTER 30-2: CW2: FLASH CONFIGURATION WORD 2 (CONTINUED)

bit 5 OSCIOFCN: OSCO Pin Configuration bit $\frac{If POSCMD < 1:0 > = 11 \text{ or } 00:}{1 = OSCO/CLKO/RA3 \text{ functions as CLKO (Fosc/2)}}{0 = OSCO/CLKO/RA3 \text{ functions as port I/O (RA3)}}$ $\frac{If POSCMD < 1:0 > = 10 \text{ or } 01:}{OSCIOFCN \text{ has no effect on OSCO/CLKO/RA3.}}$

bit 4-3 WDTCLK<1:0>: WDT Clock Source Select bits When WDTCMX = 1: 11 = LPRC 10 = Either the 31 kHz FRC source or LPRC, depending on device configuration⁽¹⁾ 01 = SOSC input 00 = System clock when active, LPRC while in Sleep mode

When WDTCMX = 0:

LPRC is always the WDT clock source.

- bit 2 Reserved: Configure as '1'
- bit 1-0 **POSCMD<1:0>:** Primary Oscillator Configuration bits
 - 11 = Primary Oscillator mode is disabled
 - 10 = HS Oscillator mode is selected
 - 01 = XT Oscillator mode is selected
 - 00 = EC Oscillator mode is selected
- **Note 1:** The 31 kHz FRC source is used when a Windowed WDT mode is selected and the LPRC is not being used as the system clock. The LPRC is used when the device is in Sleep mode and in all other cases.
 - 2: When VBUS functionality is used, this Configuration bit must be programmed to '1'.

DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$									
Parameter No.	Typical ⁽¹⁾	Мах	Units	Operating Temperature		Conditions						
Incremental Current Brown-out Reset (△BOR) ⁽²⁾												
DC25	3.1	5.0	μA	-40°C to +125°C	2.0V							
	4.3	6.0	μA	-40°C to +125°C	3.3V							
Incremental Current Watchdog Timer (∆WDT) ⁽²⁾												
DC71	0.8	1.5	μA	-40°C to +125°C	2.0V							
	0.8	1.5	μA	-40°C to +125°C	3.3V							
Incremental Current High/Low-Voltage Detect (△HLVD) ⁽²⁾												
DC75	4.2	15	μA	-40°C to +125°C	2.0V							
	4.2	15	μA	-40°C to +125°C	3.3V							
Incremental Current Real-Time Clock and Calendar (∆RTCC) ⁽²⁾												
DC77	0.3	1.0	μA	-40°C to +125°C	2.0V	∆RTCC (with SOSC) ⁽²⁾						
	0.35	1.0	μA	-40°C to +125°C	3.3V							
DC77A	0.3	1.0	μA	-40°C to +125°C	2.0V	ABTCC (with BBC) ⁽²⁾						
	0.35	1.0	μA	-40°C to +125°C	3.3V							
Incremental Current Deep Sleep BOR (△DSBOR) ⁽²⁾												
DC81	0.11	0.40	μA	-40°C to +125°C	2.0V	ADoon Sloop BOB(2)						
	0.12	0.40	μA	-40°C to +125°C	3.3V							
Incremental Current Deep Sleep Watchdog Timer Reset (△DSWDT) ⁽²⁾												
DC80	0.24	0.40	μA	-40°C to +125°C	2.0V	-∆Deep Sleep WDT ⁽²⁾						
	0.24	0.40	μA	-40°C to +125°C	3.3V							
VBAT A/D MO	nitor ⁽³⁾											
DC91	1.5		μA	-40°C to +125°C	3.3V	VBAT = 2V						
	4		μA	-40°C to +125°C	3.3V	VBAT = 3.3V						

TABLE 33-7: DC CHARACTERISTICS: △ CURRENT (BOR, WDT, DSBOR, DSWDT)⁽⁴⁾

Note 1: Data in the Typical column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Incremental current while the module is enabled and running.

3: The A/D channel is connected to the VBAT pin internally; this is the current during A/D VBAT operation.

4: The △ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$								
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions				
Clock Parameters											
AD50	Tad	A/D Clock Period	75	—	_	ns	Tcy = 75 ns, AD1CON3 in default state				
AD51	tRC	A/D Internal RC Oscillator Period		250	—	ns					
Conversion Rate											
AD55	tCONV	Conversion Time		14	_	Tad					
AD56	FCNV	Throughput Rate			200	ksps	AVDD > 2.7V				
AD57	tSAMP	Sample Time		1	-	TAD					
Clock Parameters											
AD61	tPSS	Sample Start Delay from Setting Sample bit (SAMP)	2	_	3	TAD					

TABLE 33-41: A/D CONVERSION TIMING REQUIREMENTS⁽¹⁾

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support