

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Deteile	
Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, LVD, POR, PWM, WDT
Number of I/O	20
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj128gb202-e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### **Table of Contents**

1.0	Device Overview	9
2.0	Guidelines for Getting Started with 16-Bit Microcontrollers	23
3.0	CPU	29
4.0	Memory Organization	
5.0	Direct Memory Access Controller (DMA)	71
6.0	Flash Program Memory	
7.0	Resets	85
8.0	Interrupt Controller	
9.0	Oscillator Configuration	147
10.0	Power-Saving Features	161
11.0	I/O Ports	173
	Timer1	
	Timer2/3 and Timer4/5	
	Input Capture with Dedicated Timers	
	Output Compare with Dedicated Timers	
	Serial Peripheral Interface (SPI)	
	Inter-Integrated Circuit™ (I <sup>2</sup> C™)	
	Universal Asynchronous Receiver Transmitter (UART)	
	Universal Serial Bus with On-The-Go Support (USB OTG)	
	Data Signal Modulator (DSM)	
	Enhanced Parallel Master Port (EPMP)	
	Real-Time Clock and Calendar (RTCC)	
23.0	Cryptographic Engine	
	32-Bit Programmable Cyclic Redundancy Check (CRC) Generator	
	12-Bit A/D Converter with Threshold Detect	
	Triple Comparator Module	
	Comparator Voltage Reference	
	Charge Time Measurement Unit (CTMU)	
	High/Low-Voltage Detect (HLVD)	
	Special Features	
	Development Support	
	Instruction Set Summary	
	Electrical Characteristics	
	Packaging Information	
	endix A: Revision History	
	X	
	Microchip Web Site	
	omer Change Notification Service	
	tomer Support	4/5

TABLE 4-6: TIMER REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	024C								Timer1 F	Register								0000
PR1	024E								Timer1 Peri	od Register								FFFF
T1CON	0250	TON	- TSIDL TECS1 TECS0 - TGATE TCKPS1 TCKPS0 - TSYNC TCS - 0										0000					
TMR2	0252		Timer2 Register 00										0000					
TMR3HLD	0254						Timer:	3 Holding R	egister (for	32-bit time	operations	only)						0000
TMR3	0256								Timer3 F	Register								0000
PR2	0258		Timer2 Period Register											FFFF				
PR3	025A								Timer3 Peri	od Register								FFFF
T2CON	025C	TON	_	TSIDL	_	_	_	TECS1	TECS0	_	TGATE	TCKPS1	TCKPS0	T32	_	TCS	_	0000
T3CON	025E	TON	_	TSIDL	_	_	_	TECS1	TECS0	_	TGATE	TCKPS1	TCKPS0	_	_	TCS	_	0000
TMR4	0260								Timer4 F	Register								0000
TMR5HLD	0262						Tim	er5 Holdin	g Register (1	for 32-bit op	perations or	nly)						0000
TMR5	0264								Timer5 F	Register								0000
PR4	0266								Timer4 Peri	od Register								FFFF
PR5	0268		Timer5 Period Register F.										FFFF					
T4CON	026A	TON	_	TSIDL	_	_	_	TECS1	TECS0	_	TGATE	TCKPS1	TCKPS0	T45	_	TCS	_	0000
T5CON	026C	TON	_	TSIDL	_	_	_	TECS1	TECS0	_	TGATE	TCKPS1	TCKPS0	_	_	TCS	_	0000

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-9: I<sup>2</sup>C™ REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1RCV	02DA	_	-	_	_	-	_	— — I2C1 Receive Register 0								0000		
I2C1TRN	02DC	_	_	_	_	_	— — — I2C1 Transmit Register 00								OOFF			
I2C1BRG	02DE	_	_	_	_		I2C1 Baud Rate Generator Register 00								0000			
I2C1CONL	02E0	I2CEN	_	I2CSIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C1CONH	02E2	_	_	_	_	_	_	_	_	_	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000
I2C1STAT	02E4	ACKSTAT	TRSTAT	ACKTIM	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/Ā	Р	S	R/W	RBF	TBF	0000
I2C1ADD	02E6	_	_	_	_	_	_				I	2C1 Addre	ss Register					0000
I2C1MSK	02E8	_	_	_	_	_	_				120	1 Address	Mask Regis	ster				0000
I2C2RCV	02EA	_	_	_	_	_	_	_	_				2C2 Receiv	ve Register				0000
I2C2TRN	02EC	_	_	_	_	_	_	_	_			I	2C2 Transr	nit Register				00FF
I2C2BRG	02EE	_	_	_	_					12C2 B	aud Rate G	enerator R	egister					0000
I2C2CONL	02F0	I2CEN	_	I2CSIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C2CONH	02F2	_	_	_	_	_	_	PCIE SCIE BOEN SDAHT SBCDE AHEN DHEN 00						0000				
I2C2STAT	02F4	ACKSTAT	TRSTAT	ACKTIM	_	_	BCL	GCSTAT ADD10 IWCOL I2COV D/A P S R/W RBF TBF 00							0000			
I2C2ADD	02F6	_	-	_	_	_	I2C2 Address Register 000								0000			
I2C2MSK	02F8	_	ı	-	_	-	— I2C2 Address Mask Register 000								0000			

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### REGISTER 8-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	U-0						
NSTDIS	_	_	_	_	_	_	_
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
_	_	_	MATHERR	ADDRERR	STKERR	OSCFAIL	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 **NSTDIS:** Interrupt Nesting Disable bit

1 = Interrupt nesting is disabled

0 = Interrupt nesting is enabled

bit 14-5 **Unimplemented:** Read as '0'

bit 4 MATHERR: Arithmetic Error Trap Status bit

1 = Overflow trap has occurred0 = Overflow trap has not occurred

bit 3 ADDRERR: Address Error Trap Status bit

1 = Address error trap has occurred

0 = Address error trap has not occurred

bit 2 STKERR: Stack Error Trap Status bit

1 = Stack error trap has occurred

0 = Stack error trap has not occurred

bit 1 OSCFAIL: Oscillator Failure Trap Status bit

1 = Oscillator failure trap has occurred

0 = Oscillator failure trap has not occurred

bit 0 **Unimplemented:** Read as '0'

#### REGISTER 8-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	DMA4IF	PMPIF	_	_	OC6IF	OC5IF	IC6IF
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC5IF	IC4IF	IC3IF	DMA3IF	CRYROLLIF	CRYFREEIF	SPI2TXIF	SPI2IF
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 **Unimplemented:** Read as '0'

bit 14 DMA4IF: DMA Channel 4 Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 13 PMPIF: Parallel Master Port Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 12-11 **Unimplemented:** Read as '0'

bit 10 OC6IF: Output Compare Channel 6 Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 9 OC5IF: Output Compare Channel 5 Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 8 IC6IF: Input Capture Channel 6 Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 7 IC5IF: Input Capture Channel 5 Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 6 IC4IF: Input Capture Channel 4 Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 5 IC3IF: Input Capture Channel 3 Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 4 DMA3IF: DMA Channel 3 Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 3 CRYROLLIF: Cryptographic Rollover Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 2 CRYFREEIF: Cryptographic Buffer Free Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

### REGISTER 9-3: OSCTUN: FRC OSCILLATOR TUNE REGISTER

W = Writable bit

R/W-0	U-0	R/W-0	R/W-0	R-0	R/W-0	R-0	R/W-0
STEN	_	STSIDL	STSRC <sup>(1)</sup>	STLOCK	STLPOL	STOR	STORPOL
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0

U = Unimplemented bit, read as '0'

IX - IXCauai	JIE DIL	VV - VVIIIable bit	o – onimplemented bit,	read as 0
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	_	C Self-Tune Enable bit		
		•	bits are controlled by hardwar	
		• • • • • • • • • • • • • • • • • • • •	cation may optionally control TI	JNx bits
bit 14	Unimplem	ented: Read as '0'		
bit 13		RC Self-Tune Stop in Idle b		
		ning stops during Idle mode		
		ning continues during Idle r		
bit 12		RC Self-Tune Reference C		
			atch the USB host clock toleran	
			atch the 32.768 kHz SOSC tole	rance
bit 11		FRC Self-Tune Lock Status		
			£0.2% of the STSRC reference	
			±0.2% of the STSRC reference	accuracy
bit 10		FRC Self-Tune Lock Interru	•	
		une lock interrupt is genera		
		une lock interrupt is genera		
bit 9	STOR: FRO	C Self-Tune Out of Range	Status bit	
			eyond the range of TUN<5:0>;	<b>.</b>
			he tunable range; tuning is per	formed
bit 8		: FRC Self-Tune Out of Ra	• •	
			s generated when STOR is = 0	
		• .	s generated when STOR is = 1	
bit 7-6	-	ented: Read as '0'		
bit 5-0		FRC Oscillator Tuning bits		
		Maximum frequency deviat	tion	
	011110 =			
	•			
	•			
	000001 =			
		Center frequency, oscillato	r is running at factory calibrated	d frequency
	111111 =		-	
	•			
	•			
	• 100001 <del>-</del>			
	100001 =			

**Note 1:** Use of either clock recovery source has specific application requirements. For more information, see **Section 9.5 "FRC Self-Tuning"**.

100000 = Minimum frequency deviation

Legend:

R = Readable bit

## 10.1.2 HARDWARE-BASED POWER-SAVING MODE

The hardware-based VBAT mode does not require any action by the user during code development. Instead, it is a hardware design feature that allows the microcontroller to retain critical data (using the DSGPRx registers) and maintain the RTCC when VDD is removed from the application. This is accomplished by supplying a backup power source to a specific power pin. VBAT mode is described in more detail in **Section 10.5 "VBAT Mode"**.

## 10.1.3 LOW-VOLTAGE/RETENTION REGULATOR

PIC24FJ128GB204 family devices incorporate a second on-chip voltage regulator, designed to provide power to select microcontroller features at 1.2V nominal. This regulator allows features, such as data RAM and the WDT, to be maintained in power-saving modes, where they would otherwise be inactive, or maintain them at a lower power than would otherwise be the case.

The low-voltage/retention regulator is only available when Sleep mode is invoked. It is controlled by the LPCFG Configuration bit (CW1<10>) and in firmware by the RETEN bit (RCON<12>). LPCFG must be programmed (= 0) and the RETEN bit must be set (= 1) for the regulator to be enabled.

#### 10.2 Idle Mode

Idle mode includes these features:

- The CPU will stop executing instructions.
- · The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.8 "Selective Peripheral Module Control").
- If the WDT or FSCM is enabled, the LPRC will also remain active.

The device will wake from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- · Any device Reset
- · A WDT time-out

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the Interrupt Service Routine (ISR).

### 10.3 Sleep Mode

Sleep mode includes these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum provided that no I/O pin is sourcing current.
- · The I/O pin directions and states are frozen.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if the WDT or RTCC, with LPRC as the clock source, is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items, such as the Input Change Notification on the I/O ports or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode.

The device will wake-up from Sleep mode on any of these events:

- On any interrupt source that is individually enabled
- · On any form of device Reset
- · On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

## 10.3.1 LOW-VOLTAGE/RETENTION SLEEP MODE

Low-Voltage/Retention Sleep mode functions as Sleep mode with the same features and wake-up triggers. The difference is that the low-voltage/retention regulator allows core digital logic voltage (VCORE) to drop to 1.2V nominal. This permits an incremental reduction of power consumption over what would be required if VCORE was maintained at a 1.8V (minimum) level.

Low-Voltage Sleep mode requires a longer wake-up time than Sleep mode, due to the additional time required to bring VCORE back to 1.8V (known as TREG). In addition, the use of the low-voltage/retention regulator limits the amount of current that can be sourced to any active peripherals, such as the RTCC, etc.

### 13.0 TIMER2/3 AND TIMER4/5

Note:

This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Timers" (DS39704). The information in this data sheet supersedes the information in the FRM.

The Timer2/3 and Timer4/5 modules are 32-bit timers, which can also be configured as four independent, 16-bit timers with selectable operating modes.

As 32-bit timers, Timer2/3 and Timer4/5 can each operate in three modes:

- Two Independent 16-Bit Timers with all 16-Bit Operating modes (except Asynchronous Counter mode)
- · Single 32-Bit Timer
- · Single 32-Bit Synchronous Counter

They also support these features:

- · Timer Gate Operation
- Selectable Prescaler Settings
- · Timer Operation during Idle and Sleep modes
- · Interrupt on a 32-Bit Period Register Match
- A/D Event Trigger (only on Timer2/3 in 32-bit mode and Timer3 in 16-bit mode)

Individually, all four of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the A/D Event Trigger. This trigger is implemented only on Timer2/3 in 32-bit mode and Timer3 in 16-bit mode. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON and T5CON registers. T2CON and T4CON are shown in Register 13-1; T3CON and T5CON are shown in Register 13-2.

For 32-bit timer/counter operation, Timer2 and Timer4 are the least significant word; Timer3 and Timer5 are the most significant word of the 32-bit timers.

Note

For 32-bit operation, T3CON and T5CON control bits are ignored. Only T2CON and T4CON control bits are used for setup and control. Timer2 and Timer4 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3 or Timer5 interrupt flags.

To configure Timer2/3 or Timer4/5 for 32-bit operation:

- 1. Set the T32 or T45 bit (T2CON<3> or T4CON<3> = 1).
- Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
- Set the Clock and Gating modes using the TCS and TGATE bits. If TCS is set to an external clock, RPINRx (TxCK) must be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
- 4. Load the timer period value. PR3 (or PR5) will contain the most significant word (msw) of the value, while PR2 (or PR4) contains the least significant word (lsw).
- If interrupts are required, set the Timer3/5 Interrupt Enable bit, T3IE or T5IE. Use the Timer3/5 Interrupt Priority bits, T3IP<2:0> or T5IP<2:0>, to set the interrupt priority. Note that while Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the TON bit (= 1).

The timer value, at any point, is stored in the register pair, TMR<3:2> (or TMR<5:4>). TMR3 (TMR5) always contains the most significant word of the count, while TMR2 (TMR4) contains the least significant word.

To configure any of the timers for individual 16-bit operation:

- Clear the T32 bit corresponding to that timer (T2CON<3> for Timer2 and Timer3 or T4CON<3> for Timer4 and Timer5).
- Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits. See **Section 11.4 "Peripheral Pin Select (PPS)"** for more information.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the Timerx Interrupt Enable bit, TxIE. Use the Timerx Interrupt Priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON (TxCON<15> = 1) bit.

### REGISTER 13-2: TyCON: TIMER3 AND TIMER5 CONTROL REGISTER<sup>(1)</sup>

R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
TON <sup>(2)</sup>	_	TSIDL <sup>(2)</sup>	_	_	_	TECS1 <sup>(2,3)</sup>	TECS0 <sup>(2,3)</sup>
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
_	TGATE <sup>(2)</sup>	TCKPS1 <sup>(2)</sup>	TCKPS0 <sup>(2)</sup>	_	_	TCS <sup>(2,3)</sup>	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 **TON:** Timery On bit<sup>(2)</sup>

1 = Starts 16-bit Timery

0 = Stops 16-bit Timery

bit 14 Unimplemented: Read as '0'

bit 13 **TSIDL:** Timery Stop in Idle Mode bit<sup>(2)</sup>

1 = Discontinues module operation when device enters Idle mode

0 = Continues module operation in Idle mode

bit 12-10 Unimplemented: Read as '0'

bit 9-8 **TECS<1:0>:** Timery Extended Clock Source Select bits (selected when TCS = 1)(2,3)

11 = Generic Timer (TMRCK) external input

10 = LPRC Oscillator

01 = TxCK external clock input

00 = SOSC

bit 7 **Unimplemented:** Read as '0'

bit 6 **TGATE:** Timery Gated Time Accumulation Enable bit<sup>(2)</sup>

When TCS = 1: This bit is ignored. When TCS = 0:

1 = Gated time accumulation is enabled0 = Gated time accumulation is disabled

bit 5-4 TCKPS<1:0>: Timery Input Clock Prescale Select bits(2)

11 = 1:256

10 = 1:64

01 = 1:8

00 = 1:1

bit 3-2 **Unimplemented:** Read as '0'

bit 1 TCS: Timery Clock Source Select bit<sup>(2,3)</sup>

1 = External clock from pin, TyCK (on the rising edge)

0 = Internal clock (Fosc/2)

bit 0 **Unimplemented:** Read as '0'

**Note 1:** Changing the value of TyCON while the timer is running (TON = 1) causes the timer prescale counter to reset and is not recommended.

- 2: When 32-bit operation is enabled (T2CON<3> or T4CON<3> = 1), these bits have no effect on Timery operation; all timer functions are set through T2CON and T4CON.
- 3: If TCS = 1 and TECS<1:0> = x1, the selected external timer input (TyCK) must be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

#### REGISTER 17-1: I2CxCONL: I2Cx CONTROL REGISTER LOW

R/W-0	U-0	R/W-0, HC	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
I2CEN	_	I2CSIDL	SCLREL <sup>(1)</sup>	STRICT	A10M	DISSLW	SMEN
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0, HC				
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7							bit 0

**Legend:** HC = Hardware Clearable bit

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 **I2CEN:** I2Cx Enable bit (writable from SW only)

1 = Enables the I<sup>2</sup>C<sup>™</sup> module, and configures the SDAx and SCLx pins as serial port pins

0 = Disables I<sup>2</sup>C module; all I<sup>2</sup>C pins are controlled by port functions

bit 14 **Unimplemented:** Read as '0'

bit 13 I2CSIDL: I2Cx Stop in Idle Mode bit

1 = Discontinues module operation when device enters Idle mode

0 = Continues module operation in Idle mode

bit 12 SCLREL: SCLx Release Control bit (I<sup>2</sup>C Slave mode only)<sup>(1)</sup>

Module resets and (I2CEN = 0) sets SCLREL = 1.

If STREN = 0:(2)

1 = Releases clock

0 = Forces clock low (clock stretch)

#### If STREN = 1:

1 = Releases clock

0 = Holds clock low (clock stretch); user may program this bit to '0', clock stretch is at the next SCLx low

bit 11 STRICT: I2Cx Strict Reserved Address Rule Enable bit

1 = Strict reserved addressing is enforced; for reserved addresses, refer to Table 17-1 (In Slave Mode) – The device doesn't respond to reserved address space and addresses falling in that category are NACKed.

(In Master Mode) – The device is allowed to generate addresses with reserved address space.

0 = Reserved addressing would be Acknowledged

(In Slave Mode) – The device will respond to an address falling in the reserved address space. When there is a match with any of the reserved addresses, the device will generate an ACK.

(In Master Mode) - Reserved.

bit 10 A10M: 10-Bit Slave Address Flag bit

1 = I2CxADD is a 10-bit slave address

0 = I2CADD is a 7-bit slave address

bit 9 DISSLW: Slew Rate Control Disable bit

1 = Slew rate control is disabled for Standard Speed mode (100 kHz, also disabled for 1 MHz mode)

0 = Slew rate control is enabled for High-Speed mode (400 kHz)

bit 8 SMEN: SMBus Input Levels Enable bit

1 = Enables input logic so thresholds are compliant with the SMBus specification

0 = Disables SMBus-specific inputs

**Note 1:** Automatically cleared to '0' at the beginning of slave transmission; automatically cleared to '0' at the end of slave reception.

**2:** Automatically cleared to '0' at the beginning of slave transmission.

### REGISTER 18-3: UXTXREG: UARTX TRANSMIT REGISTER (NORMALLY WRITE-ONLY)

W-x	U-0	U-0	U-0	U-0	U-0	U-0	W-x
LAST <sup>(1)</sup>	_	_	_	_	_	_	UxTXREG8
bit 15							bit 8

W-x	W-x	W-x	W-x	W-x	W-x	W-x	W-x
			UxTXRI	EG<7:0>			
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 Last Byte Indicator for Smart Card Support bit<sup>(1)</sup>

bit 14-9 Unimplemented: Read as '0'

bit 8 **UxTXREG8:** UARTx Data of the Transmitted Character bit (in 9-bit mode)

bit 7-0 UxTXREG<7:0>: UARTx Data of the Transmitted Character bits

**Note 1:** This bit is only available for UART1 and UART2.

#### REGISTER 18-4: UXADMD: UARTX ADDRESS MATCH DETECT REGISTER

| R/W-0    |
|----------|----------|----------|----------|----------|----------|----------|----------|
| ADMMASK7 | ADMMASK6 | ADMMASK5 | ADMMASK4 | ADMMASK3 | ADMMASK2 | ADMMASK1 | ADMMASK0 |
| bit 15   |          |          |          |          |          |          | bit 8    |

| R/W-0    |
|----------|----------|----------|----------|----------|----------|----------|----------|
| ADMADDR7 | ADMADDR6 | ADMADDR5 | ADMADDR4 | ADMADDR3 | ADMADDR2 | ADMADDR1 | ADMADDR0 |
| bit 7    |          |          |          |          |          |          | bit 0    |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-8 ADMMASK<7:0>: UARTx ADMADDR<7:0> (UxADMD<7:0>) Masking bits

For ADMMASK<x>:

1 = ADMADDR<x> is used to detect the address match

0 = ADMADDR<x> is not used to detect the address match

bit 7-0 ADMADDR<7:0>: UARTx Address Detect Task Off-Load bits

Used with the ADMMASK<7:0> bits (UxADMD<15:8>) to off-load the task of detecting the address character from the processor during Address Detect mode.

## 19.1.2.3 VBUS Voltage Generation with External Devices

When operating as a USB host, either as an A-device in an OTG configuration or as an embedded host, VBUS must be supplied to the attached device. PIC24FJ128GB204 family devices have an internal VBUS boost assist to help generate the required 5V VBUS from the available voltages on the board. This is comprised of a simple PWM output to control a Switch mode power supply, and built-in comparators to monitor output voltage and limit current.

To enable voltage generation:

- 1. Verify that the USB module is powered (U1PWRC<0> = 1) and that the VBUS discharge is disabled (U1OTGCON<0> = 0).
- Select the desired target voltage using the VBUSCHG bit (U1OTGCON<1>).
- 3. Enable the VBUS generation circuit (U1OTGCON<3> = 1).

Note: This section describes the general process for VBUS voltage generation and control. Please refer to the "dsPIC33/PIC24 Family Reference Manual" for additional examples.

## 19.1.3 CALCULATING TRANSCEIVER POWER REQUIREMENTS

The USB transceiver consumes a variable amount of current depending on the characteristic impedance of the USB cable, the length of the cable, the VUSB3V3 supply voltage and the actual data patterns moving across the USB cable. Longer cables have larger capacitances and consume more total energy when switching output states. The total transceiver current consumption will be application-specific. Equation 19-1 can help estimate how much current actually may be required in full-speed applications.

Refer to the "dsPIC33/PIC24 Family Reference Manual", "USB On-The-Go (OTG)" (DS39721) for a complete discussion on transceiver power consumption.

#### **EQUATION 19-1: ESTIMATING USB TRANSCEIVER CURRENT CONSUMPTION**

$$IXCVR = \frac{40 \text{ } mA \cdot VUSB3V3 \cdot PZERO \cdot PIN \cdot LCABLE}{3.3V \cdot 5m} + IPULLUP$$

**Legend:** *VUSB3V3* – Voltage applied to the VUSB3V3 pin in volts (3.0V to 3.6V).

PZERO – Percentage (in decimal) of the IN traffic bits sent by the PIC® microcontroller that are a value of '0'.

PIN – Percentage (in decimal) of total bus bandwidth that is used for In traffic.

*LCABLE* – Length (in meters) of the USB cable. The "USB 2.0 Specification" requires that full-speed applications use cables no longer than 5m.

IPULLUP – Current which the nominal, 1.5 k $\Omega$  pull-up resistor (when enabled) must supply to the USB cable.

## 19.2 USB Buffer Descriptors and the BDT

Endpoint buffer control is handled through a structure called the Buffer Descriptor Table (BDT). This provides a flexible method for users to construct and control endpoint buffers of various lengths and configurations.

The BDT can be located in any available, 512-byte aligned block of data RAM. The BDT Pointer (U1BDTP1) contains the upper address byte of the BDT and sets the location of the BDT in RAM. The user must set this pointer to indicate the table's location.

The BDT is composed of Buffer Descriptors (BDs) which are used to define and control the actual buffers in the USB RAM space. Each BD consists of two, 16-bit "soft" (non-fixed address) registers, BDnSTAT and BDnADR, where n represents one of the 64 possible BDs (range of 0 to 63). BDnSTAT is the status register for BDn, while BDnADR specifies the starting address for the buffer associated with BDn.

Note: Since BDnADR is a 16-bit register, only the first 64 Kbytes of RAM can be

accessed by the USB module.

Depending on the endpoint buffering configuration used, there are up to 64 sets of Buffer Descriptors, for a total of 256 bytes. At a minimum, the BDT must be at least 8 bytes long. This is because the "USB 2.0 Specification" mandates that every device must have Endpoint 0 with both input and output for initial setup.


Endpoint mapping in the BDT is dependent on three variables:

- Endpoint number (0 to 15)
- Endpoint direction (RX or TX)
- Ping-pong settings (U1CNFG1<1:0>)

Figure 19-8 illustrates how these variables are used to map endpoints in the BDT.

In Host mode, only Endpoint 0 Buffer Descriptors are used. All transfers utilize the Endpoint 0 Buffer Descriptor and USB Endpoint Control register (U1EP0). For received packets, the attached device's source endpoint is indicated by the value of ENDPT<3:0> in the USB Status register (U1STAT<7:4>). For transmitted packets, the attached device's destination endpoint is indicated by the value written to the USB Token register (U1TOK).

### FIGURE 19-8: BDT MAPPING FOR ENDPOINT BUFFERING MODES



### REGISTER 21-6: PMCSxBS: EPMP CHIP SELECT x BASE ADDRESS REGISTER (2)

| R/W <sup>(1)</sup> |
|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| BASE<23:16>        |                    |                    |                    |                    |                    |                    |                    |
| bit 15             |                    |                    |                    |                    |                    |                    | bit 8              |

R/W <sup>(1)</sup>	U-0	U-0	U-0	R/W <sup>(1)</sup>	U-0	U-0	U-0
BASE15	_	_	_	BASE11	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-7 BASE<23:15>: Chip Select x Base Address bits<sup>(1)</sup>

bit 6-4 Unimplemented: Read as '0'

bit 3 BASE11: Chip Select x Base Address bit<sup>(1)</sup>

bit 2-0 **Unimplemented:** Read as '0'

Note 1: The value at POR is 0080h for PMCS1BS and 0880h for PMCS2BS.

2: If the whole PMCS2BS register is written together as 0x0000, then the last EDS address for Chip Select 1 will be FFFFFh. In this case, Chip Select 2 should not be used. PMCS1BS has no such feature.

#### 23.5.3 ENCRYPTING A SESSION KEY

**Note:** ECB and CBC modes are restricted to 128-bit session keys only.

- 1. If not already set, set the CRYON bit.
- 2. If not already programmed, program the SKEYEN bit to '1'.

Note: Setting SKEYEN permanently makes Key #1 available as a Key Encryption Key only. It cannot be used for other encryption or decryption operations after that.

- 3. Set OPMOD<3:0> to '1110'.
- Configure the CPHRSEL, CPHRMOD<2:0> and KEYMOD<1:0> register bit fields as desired, set SKEYSEL to '0'.
- 5. Read the KEYFAIL status bit. If this bit is '1', an illegal configuration has been selected, and the encrypt operation will not be performed.
- Write the software generated session key into the CRYKEY register or generate a random key into the CRYKEY register. It is only necessary to write the lowest n bits of CRYKEY for a key length of n, as all unused key bits are ignored.
- Set the CRYGO bit. Poll the bit until it is cleared by hardware; alternatively, set the DONEIE bit (CRYCONL<11>) to generate an interrupt when the encryption is done.
- Read the encrypted session key out of the appropriate CRYTXT register.
- 9. For total key lengths of more than 128 bits, set SKEYSEL to '1' and repeat Steps 6 and 7.
- 10. Set KEYSRC<3:0> to '0000' to use the session key to encrypt data.

#### 23.5.4 RECEIVING A SESSION KEY

**Note:** ECB and CBC modes are restricted to 128-bit session keys only.

- 1. If not already set, set the CRYON bit.
- 2. If not already programmed, program the SKEYEN bit to '1'.

Note: Setting SKEYEN permanently makes Key #1 available as a Key Encryption Key only. It cannot be used for other encryption or decryption operations after that. It also permanently disables the ability of software to decrypt the session key into the CRYTXTA register, thereby breaking programmatic security (i.e., software can read the unencrypted key).

- 3. Set OPMOD<3:0> to '1111'.
- Configure the CPHRSEL, CPHRMOD
   and KEYMOD
   register bit fields as desired, set SKEYSEL to '0'.
- Read the KEYFAIL status bit. If this bit is '1', an illegal configuration has been selected and the encrypt operation will NOT be performed.
- 6. Write the encrypted session key received into the appropriate CRYTXT register.
- Set the CRYGO bit. Poll the bit until it is cleared by hardware; alternatively, set the DONEIE bit (CRYCONL<11>) to generate an interrupt when the process is done.
- 8. For total key lengths of more than 128 bits, set SKEYSEL to '1' and repeat Steps 6 and 7.
- Set KEYSRC<3:0> to '0000' to use the newly generated session key to encrypt and decrypt data.

TABLE 32-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
GOTO	GOTO	Expr	Go to Address	2	2	None
	GOTO	Wn	Go to Indirect	1	2	None
INC	INC	f	f = f + 1	1	1	C, DC, N, OV, Z
	INC	f,WREG	WREG = f + 1	1	1	C, DC, N, OV, Z
	INC	Ws,Wd	Wd = Ws + 1	1	1	C, DC, N, OV, Z
INC2	INC2	f	f = f + 2	1	1	C, DC, N, OV, Z
	INC2	f,WREG	WREG = f + 2	1	1	C, DC, N, OV, Z
	INC2	Ws,Wd	Wd = Ws + 2	1	1	C, DC, N, OV, Z
IOR	IOR	f	f = f .IOR. WREG	1	1	N, Z
	IOR	f,WREG	WREG = f.IOR. WREG	1	1	N, Z
	IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N, Z
	IOR	Wb, Ws, Wd	Wd = Wb .IOR. Ws	1	1	N, Z
	IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N, Z
LNK	LNK	#lit14	Link Frame Pointer	1	1	None
LSR	LSR	f	f = Logical Right Shift f	1	1	C, N, OV, Z
	LSR	f,WREG	WREG = Logical Right Shift f	1	1	C, N, OV, Z
	LSR	Ws, Wd	Wd = Logical Right Shift Ws	1	1	C, N, OV, Z
	LSR	Wb, Wns, Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N, Z
	LSR	Wb, #lit5, Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N, Z
MOV	MOV	f,Wn	Move f to Wn	1	1	None
	MOV	[Wns+Slit10],Wnd	Move [Wns+Slit10] to Wnd	1	1	None
	MOV	f	Move f to f	1	1	N, Z
	MOV	f,WREG	Move f to WREG	1	1	N, Z
	MOV	#lit16,Wn	Move 16-bit Literal to Wn	1	1	None
	MOV.b	#lit8,Wn	Move 8-bit Literal to Wn	1	1	None
	MOV	Wn,f	Move Wn to f	1	1	None
	MOV	Wns, [Wns+Slit10]	Move Wns to [Wns+Slit10]	1	1	
	MOV	Wso, Wdo	Move Ws to Wd	1	1	None
	MOV	WREG, f	Move WREG to f	1	1	N, Z
	MOV.D	Wns, Wd	Move Double from W(ns):W(ns+1) to Wd	1	2	None
	MOV.D	Ws, Wnd	Move Double from Ws to W(nd+1):W(nd)	1	2	None
MUL	MUL.SS	Wb, Ws, Wnd	{Wnd+1, Wnd} = Signed(Wb) * Signed(Ws)	1	1	None
1102	MUL.SU	Wb, Ws, Wnd	{Wnd+1, Wnd} = Signed(Wb) * Unsigned(Ws)	1	1	None
	MUL.US	Wb, Ws, Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Signed(Ws)	1	1	None
	MUL.UU	Wb, Ws, Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Unsigned(Ws)	1	1	None
	MUL.SU	Wb,#lit5,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Unsigned(lit5)	1	1	None
	MUL.UU	Wb,#lit5,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Unsigned(lit5)	1	1	None
	MUL	f	W3:W2 = f * WREG	1	1	None
NEG	NEG	f	$f = \overline{f} + 1$	1	1	C, DC, N, OV, Z
NEG			WREG = <del>f</del> + 1			
	NEG	f,WREG		1	1	C, DC, N, OV, Z
	NEG	Ws,Wd	Wd = Ws + 1	1	1	C, DC, N, OV, Z
NOP	NOP		No Operation	1	1	None
	NOPR		No Operation	1	1	None
POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
	POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
	POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd+1)	1	2	None
	POP.S		Pop Shadow Registers	1	1	All
PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
	PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
	PUSH.D	Wns	Push W(ns):W(ns+1) to Top-of-Stack (TOS)	1	2	None
	PUSH.S		Push Shadow Registers	1	1	None

SP36 SCKx (CKP = 0)SP21 SP20 SP11 SP10 SCKx(CKP = 1)SP35 SP21 SP20 SDOx Bit 14 LSb MSb SP30, SP31 ► SP40 SDIx-MSb In Bit 14 LSb In SP41 Note: Refer to Figure 33-2 for load conditions.

FIGURE 33-10: SPIX MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS

TABLE 33-33: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended						
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Typ <sup>(2)</sup>	Max	Units	Conditions			
SP10	TscL	SCKx Output Low Time(3)	Tcy/2	_		ns				
SP11	TscH	SCKx Output High Time <sup>(3)</sup>	Tcy/2	_	_	ns				
SP20	TscF	SCKx Output Fall Time(4)	_	_	_	ns	See Parameter DO32			
SP21	TscR	SCKx Output Rise Time(4)	_	_	_	ns	See Parameter DO31			
SP30	TdoF	SDOx Data Output Fall Time(4)	_	_	_	ns	See Parameter DO32			
SP31	TdoR	SDOx Data Output Rise Time <sup>(4)</sup>	_	_	_	ns	See Parameter DO31			
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge	_	6	20	ns				
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns				
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	_	_	ns				
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30		_	ns				


- Note 1: These parameters are characterized but not tested in manufacturing.
  - 2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.
  - 3: The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.
  - 4: Assumes 50 pF load on all SPIx pins.


### 34.2 Package Details


The following sections give the technical details of the packages.

# 28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








Microchip Technology Drawing C04-124C Sheet 1 of 2

# 28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS					
Dimensio	MIN	NOM	MAX			
Contact Pitch	E	0.65 BSC				
Optional Center Pad Width	W2			4.70		
Optional Center Pad Length	T2			4.70		
Contact Pad Spacing	C1		6.00			
Contact Pad Spacing	C2		6.00			
Contact Pad Width (X28)	X1			0.40		
Contact Pad Length (X28)	Y1			0.85		
Distance Between Pads	G	0.25				

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2124A

Output Compare		Output Compare	45
32-Bit Cascaded Mode	217	Pad Configuration (PADCFG1)	
Compare Mode Operations		Peripheral Module Disable (PMD)	
Synchronous and Trigger Modes		Peripheral Pin Select (PPS)	
Output Compare with Dedicated Timers		PORTA	
		PORTB	
P		PORTC	50
Packaging	447	Real-Time Clock and Calendar (RTCC)	56
Details	449	SPI1	48
Marking	447	SPI2	48
Peripheral Pin Select (PPS)	178	SPI3	49
Available Peripherals and Pins	178	System Control (Clock and Reset)	58
Configuration Control	181	Timers	
Considerations for Use	182	UART	47
Control Registers	183	USB OTG	54
Input Mapping	179	Registers	
Mapping Exceptions	181	AD1CHITL (ADC1 Scan Compare Hit,	
Output Mapping	180	Low Word)	365
Peripheral Priority	178	AD1CHS (ADC1 Sample Select)	
Selectable Output Sources		AD1CON1 (ADC1 Control 1)	
Pinout Description		AD1CON2 (ADC1 Control 2)	
Power-Saving Features		AD1CON3 (ADC1 Control 3)	
Clock Frequency, Clock Switching		AD1CON4 (ADC1 Control 4)	
Doze Mode		AD1CON5 (ADC1 Control 5)	
Instruction-Based Modes		AD1CSSH (ADC1 Input Scan Select,	502
Deep Sleep		High Word)	366
Idle		AD1CSSL (ADC1 Input Scan Select,	500
Sleep		Low Word)	366
Overview of Modes		AD1CTMENL (ADC1 CTMU Enable,	500
VBAT Mode		Low Word)	267
Product Identification System		ALCFGRPT (Alarm Configuration)	
Program Memory		ALMINSEC (Alarm Minutes and	320
Access Using Table Instructions	67	•	224
Address Space		Seconds Value)	
Address Space Addressing Program Space		ALMTHDY (Alarm Month and Day Value)	
		ALWDHR (Alarm Weekday and Hours Value)	323
Flash Configuration Words		ANCFG (A/D Band Gap Reference	004
Hard Memory Vectors		Configuration)	
Memory Maps		ANSA (PORTA Analog Function Selection)	
Organization		ANSB (PORTB Analog Function Selection)	
Reading from Program Memory Using EDS		ANSC (PORTC Analog Function Selection)	176
Program Verification		BDnSTAT (Buffer Descriptor n Status Prototype,	
Pulse-Width Modulation (PWM) Mode	219	CPU Mode)	273
Pulse-Width Modulation. See PWM. PWM		BDnSTAT (Buffer Descriptor n Status Prototype, USB Mode)	272
Duty Cycle and Period	220	CFGPAGE (Secure Array Configuration Bits)	340
R		CLKDIV (Clock Divider)	
		CMSTAT (Comparator Status)	375
Real-Time Clock and Calendar (RTCC)	315	CMxCON (Comparator x Control,	
Real-Time Clock and Calendar. See RTCC.		Comparators 1-3)	374
Register Maps		CORCON (CPU Core Control)	
A/D Converter	51	CRCCON1 (CRC Control 1)	348
Analog Configuration		CRCCON2 (CRC Control 2)	349
Comparators		CRCXORH (CRC XOR Polynomial, High Byte)	
CPU Core	39	CRCXORL (CRC XOR Polynomial, Low Byte)	
CRC	57	CRYCONH (Cryptographic Control High)	
Cryptographic Engine	59	CRYCONL (Cryptographic Control Low)	335
CTMU	52	CRYOTP (Cryptographic OTP Page	
Data Signal Modulator (DSM)	56	Program Control)	339
Deep Sleep		CRYSTAT (Cryptographic Status)	
DMA		CTMUCON1 (CTMU Control 1)	
Enhanced Parallel Master/Slave Port	55	CTMUCON2 (CTMU Control 2)	
I <sup>2</sup> C	46	CTMUICON (CTMU Current Control)	
ICN		CVRCON (Comparator Voltage	500
Input Capture		Reference Control)	379
Interrupt Controller		Total and a definition of the second of the	570
NVM			