

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP/PSP, SmartCard, SPI, UART/USART
Peripherals	AES, Brown-out Detect/Reset, DMA, I <sup>2</sup> S, HLVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 12x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj128gb204-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 3.2 CPU Control Registers

#### REGISTER 3-1: SR: ALU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0					
_			_				DC					
bit 15	·			·			bit 8					
R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R-0	R/W-0	R/W-0	R/W-0	R/W-0					
IPL2 <sup>(2)</sup>	IPL1 <sup>(2)</sup>	IPL0 <sup>(2)</sup>	RA	N	OV	Z	С					
bit 7							bit 0					
Legend:												
R = Reada	ble bit	W = Writable b	it	U = Unimplem	nented bit, read	l as '0'						
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown					
bit 15 0	Unimplomon	tod: Pood as (o)	,									
bit 8		Carry/Borrow b	it									
	1 = A carry of	ut from the 4 <sup>th</sup> lo	w-order bit (fo	or byte-sized da	ata) or 8 <sup>th</sup> low-o	order bit (for wa	ord-sized data)					
	of the res	sult occurred										
	0 = No carry	out from the 4 <sup>th</sup>	or 8 <sup>th</sup> low-ord	er bit of the res	sult has occurre	ed						
bit 7-5	IPL<2:0>: CP	O Interrupt Prio	rity Level Stat	us bits <sup>(1,2)</sup>								
	111 = CPU lr	111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled										
	101 = CPU Ir	101 = CPU Interrupt Priority Level is 5 (13)										
	100 = CPU Ir	nterrupt Priority I	Level is 4 (12)	1								
	011 = CPU lr	nterrupt Priority I	Level is 3 (11)									
	010 = CPU Ir 001 = CPU Ir	nterrupt Priority I	Level is 2 (10) Level is 1 (9)									
	000 = CPU Ir	nterrupt Priority I	Level is 0 (8)									
bit 4	<b>RA:</b> REPEAT I	Loop Active bit										
	1 = REPEAT	pop is in progres	S									
hit 2	0 = REPEAT IO	bop is not in pro	gress									
DIL 3	1 = Result wa	live bil is negative										
	0 = Result wa	is not negative (i	zero or positiv	/e)								
bit 2	OV: ALU Ove	rflow bit										
	1 = Overflow of	occurred for sig	ned (2's comp	lement) arithm	etic in this arith	metic operatior	n					
	0 = No overflo	w has occurred										
bit 1	2: ALU ZERO DIE											
	1 - An operation, which are cts the 2 bit, has set it at some time in the past 0 = The most recent operation, which affects the Z bit, has cleared it (i.e., a non-zero rest											
bit 0	C: ALU Carry/Borrow bit											
	1 = A carry ou	ut from the Most	Significant bit	t (MSb) of the r	esult occurred							
	0 = No carry o	out from the Mos	st Significant b	oit of the result	occurred							
Note 1:	The IPLx Status b	its are read-only	when NSTD	IS (INTCON1<	<b>15&gt;) =</b> 1.							

2: The IPLx Status bits are concatenated with the IPL3 Status (CORCON<3>) bit to form the CPU Interrupt Priority Level (IPL). The value in parentheses indicates the IPL when IPL3 = 1.

# TABLE 4-7: INPUT CAPTURE REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1CON1	02AA	—	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC1CON2	02AC	_	_	_	_	_	_	_	IC32	ICTRIG	TRIGSTAT	-	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC1BUF	02AE							Ir	nput Capture	e 1 Buffer Re	egister							0000
IC1TMR	02B0							Inpu	t Capture Ti	mer Value 1	Register							XXXX
IC2CON1	02B2	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC2CON2	02B4	_	_	_	_	_	_	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC2BUF	02B6							Ir	nput Capture	e 2 Buffer Re	egister							0000
IC2TMR	02B8							Inpu	t Capture Ti	mer Value 2	Register							XXXX
IC3CON1	02BA	—	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—		ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC3CON2	02BC	—	—	—	—	—	—	—	IC32	ICTRIG	TRIGSTAT	-	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC3BUF	02BE	BE Input Capture 3 Buffer Register								0000								
IC3TMR	02C0							Inpu	t Capture Ti	mer Value 3	Register							XXXX
IC4CON1	02C2	—	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC4CON2	02C4	—	—	_	—	—	_	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC4BUF	02C6							Ir	nput Capture	e 4 Buffer Re	egister							0000
IC4TMR	02C8				-			Inpu	t Capture Ti	mer Value 4	Register							XXXX
IC5CON1	02CA	—	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	_	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC5CON2	02CC	—	—	—	—	—	_	—	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC5BUF	02CE							Ir	nput Capture	e 5 Buffer Re	egister							0000
IC5TMR	02D0							Inpu	t Capture Ti	mer Value 5	Register							XXXX
IC6CON1	02D2	—	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC6CON2	02D4	-	_	_	—	_	_	-	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC6BUF	02D6							Ir	nput Capture	e 6 Buffer Re	gister							0000
IC6TMR	02D8		Input Capture Timer Value 6 Register								xxxx							

Legend: — = unimplemented, read as '0'; x = unknown value on Reset. Reset values are shown in hexadecimal.

#### TABLE 4-13: SPI3 REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI3CON1L	0338	SPIEN	—	SPISIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	DISSCK	MCLKEN	SPIFE	ENHBUF	0000
SPI3CON1H	033A	AUDEN	SPISGNEXT	IGNROV	IGNTUR	AUDMONO	URDTEN	AUDMOD1	AUDMOD0	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	FRMCNT2	FRMCNT1	FRMCNT0	0000
SPI3CON2L	033C		_	_	_						0000							
SPI3STATL	0340	_	_	_	FRMERR	SPIBUSY	_	-	SPITUR	SRMT	SPIROV	SPIRBE	_	SPITBE	_	SPITBF	SPIRBF	0028
<b>SPI3STATH</b>	0342	_	_	RXELM5	RXELM4	RXELM3	RXELM2	RXELM1	RXELM0	_	_	TXELM5	TXELM4	TXELM3	TXELM2	TXELM1	TXELM0	0000
SPI3BUFL	0344	SPI3BUFL<15:0>								0000								
SPI3BUFH	0346								SPI3BUFH	<del> </del> <31:16>								0000
<b>SPI3BRGL</b>	0348	_	_	_						S	PI3BRG<12:0	)>						0000
<b>SPI3IMSKL</b>	034C	_	—	_	FRMERREN	BUSYEN	_	—	SPITUREN	SRMTEN	SPIROVEN	SPIRBEN	_	SPITBEN	_	SPITBFEN	SPIRBFEN	0000
<b>SPI3IMSKH</b>	034E	RXWIEN	_	RXMSK5	RXMSK4	RXMSK3	RXMSK2	RXMSK1	RXMSK0	TXWIEN	_	TXMSK5	TXMSK4	TXMSK3	TXMSK2	TXMSK1	TXMSK0	0000
<b>SPI3URDTL</b>	0350	SPI3URDTL<15:0> 000								0000								
<b>SPI3URDTH</b>	0352				SPI3URDTH<31:16> 0000							0000						

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### REGISTER 5-2: DMACHn: DMA CHANNEL n CONTROL REGISTER

U-0	U-0	U-0	r-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	—	NULLW	RELOAD <sup>(1)</sup>	CHREQ <sup>(3)</sup>
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SAMODE1	SAMODE0	DAMODE1	DAMODE0	TRMODE1	TRMODE0	SIZE	CHEN
bit 7							bit 0

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	Reserved: Maintain as '0'
bit 11	Unimplemented: Read as '0'
bit 10	NULLW: Null Write Mode bit
	<ul> <li>1 = A dummy write is initiated to DMASRCn for every write to DMADSTn</li> <li>0 = No dummy write is initiated</li> </ul>
bit 9	RELOAD: Address and Count Reload bit <sup>(1)</sup>
	1 = DMASRCn, DMADSTn and DMACNTn registers are reloaded to their previous values upon the start of the next operation
	0 = DMASRCn, DMADSIn and DMACNIn are not reloaded on the start of the next operation(2)
bit 8	CHREQ: DMA Channel Software Request bit <sup>(3)</sup>
	<ul> <li>1 = A DMA request is initiated by software; automatically cleared upon completion of a DMA transfer</li> <li>0 = No DMA request is pending</li> </ul>
bit 7-6	SAMODE<1:0>: Source Address Mode Selection bits
	<ul> <li>11 = DMASRCn is used in Peripheral Indirect Addressing and remains unchanged</li> <li>10 = DMASRCn is decremented based on the SIZE bit after a transfer completion</li> <li>01 = DMASRCn is incremented based on the SIZE bit after a transfer completion</li> <li>00 = DMASRCn remains unchanged after a transfer completion</li> </ul>
bit 5-4	DAMODE<1:0>: Destination Address Mode Selection bits
	<ul> <li>11 = DMADSTn is used in Peripheral Indirect Addressing and remains unchanged</li> <li>10 = DMADSTn is decremented based on the SIZE bit after a transfer completion</li> <li>01 = DMADSTn is incremented based on the SIZE bit after a transfer completion</li> <li>00 = DMADSTn remains unchanged after a transfer completion</li> </ul>
bit 3-2	TRMODE<1:0>: Transfer Mode Selection bits
	<ul> <li>11 = Repeated Continuous mode</li> <li>10 = Continuous mode</li> <li>01 = Repeated One-Shot mode</li> <li>00 = One-Shot mode</li> </ul>
bit 1	SIZE: Data Size Selection bit
	1 = Byte (8-bit) 0 = Word (16-bit)
bit 0	CHEN: DMA Channel Enable bit
	1 = The corresponding channel is enabled
	0 = The corresponding channel is disabled
Note 1:	Only the original DMACNTn is required to be stored to recover the original DMASRCn and DMADSTn values.

- 2: DMACNTn will always be reloaded in Repeated mode transfers, regardless of the state of the RELOAD bit.
- 3: The number of transfers executed while CHREQ is set depends on the configuration of TRMODE<1:0>.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	—	—	_
bit 15							bit 8
U-0	U-0	U-0	r-0	R/CO-1	R/CO-1	R/CO-1	R/CO-0
—		—	_	VDDBOR <sup>(1)</sup>	VDDPOR <sup>(1,2)</sup>	VBPOR <sup>(1,3)</sup>	VBAT <sup>(1)</sup>
bit 7							bit 0
Legend:		CO = Clearab	le Only bit	r = Reserved	bit		
R = Readab	le bit	W = Writable I	oit	U = Unimplen	nented bit, read	as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15-5	Unimplemen	nted: Read as 'o	)'				
bit 4	Reserved: M	laintain as '0'					
bit 3	VDDBOR: VI	DD Brown-out R	eset Flag bit <sup>(1)</sup>				
	1 = A VDD Br	own-out Reset I	has occurred (	set by hardwar	e)		
	0 = A VDD Br	own-out Reset	has not occurr	ed			
bit 2	VDDPOR: VI	DD Power-on Re	eset Flag bit <sup>(1,4</sup>	-)			
	$1 = \mathbf{A} \text{ VDD Pc}$	ower-on Reset h	as occurred (s	set by hardware	e)		
hit 1		POP Elog hit(1,3)	)	a a a a a a a a a a a a a a a a a a a			
	$1 = \Delta VRATE$		ed (no battery	is connected to	the VRAT nin o	r Vrat nower b	elow the Deen
	Sleep Se	maphore retent	ion level is set	bv hardware)			elow the Deep
	0 = A VBAT F	POR has not oc	curred	, ,			
bit 0	VBAT: VBAT Flag bit <sup>(1)</sup>						
1 = A POR exit has occurred while power was applied to the VBAT pin (set by hardware)							
	0 = A POR e	xit from VBAT ha	is not occurred	t			
	hia hit ia aat in h	orduuoro onluu it		loorod in ooffw			

#### REGISTER 7-2: RCON2: RESET AND SYSTEM CONTROL REGISTER 2

- **Note 1:** This bit is set in hardware only; it can only be cleared in software.
  - 2: This bit indicates a VDD Power-on Reset. Setting the POR bit (RCON<0>) indicates a VCORE Power-on Reset.
  - 3: This bit is set when the device is originally powered up, even if power is present on VBAT.

Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap Conflict Event	POR
IOPUWR (RCON<14>)	Illegal Opcode or Uninitialized W Register Access	POR
CM (RCON<9>)	Configuration Mismatch Reset	POR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET Instruction	POR
WDTO (RCON<4>)	WDT Time-out	CLRWDT, PWRSAV Instructions, POR
SLEEP (RCON<3>)	PWRSAV #0 Instruction	POR
DPSLP (RCON<10>)	PWRSAV #0 Instruction while DSEN bit is Set	POR
IDLE (RCON<2>)	PWRSAV #1 Instruction	POR
BOR (RCON<1>)	POR, BOR	
POR (RCON<0>)	POR	

#### TABLE 7-1: RESET FLAG BIT OPERATION

**Note:** All Reset flag bits may be set or cleared by the user software.

## 7.1 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the FNOSCx bits in Flash Configuration Word 2 (CW2); see Table 7-2. The RCFGCAL and NVMCON registers are only affected by a POR.

# 7.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 7-3. Note that the Master Reset Signal, SYSRST, is released after the POR delay time expires.

The time at which the device actually begins to execute code will also depend on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The Fail-Safe Clock Monitor (FSCM) delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

# 7.3 Brown-out Reset (BOR)

PIC24FJ128GB204 family devices implement a BOR circuit that provides the user with several configuration and power-saving options. The BOR is controlled by the BOREN (CW3<12>) Configuration bit.

When BOR is enabled, any drop of VDD below the BOR threshold results in a device BOR. Threshold levels are described in **Section 33.1 "DC Characteristics"** (Parameter DC17A).

# 7.4 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 7-2. If clock switching is disabled, the system clock source is always selected according to the Oscillator Configuration bits. For more information, refer to the *"dsPIC33/PIC24 Family Reference Manual"*, **"Oscillator"** (DS39700).

#### TABLE 7-2: OSCILLATOR SELECTION vs. TYPE OF RESET (CLOCK SWITCHING ENABLED)

Reset Type	Clock Source Determinant				
POR	FNOSC<2:0> Configuration bits				
BOR	(CW2<10:8>)				
MCLR					
WDTO	COSC<2:0> Control Dits				
SWR					

TABLE 8-2:	<b>IMPLEMENTED INTERRUPT VECTORS</b>

	Vector	IRQ	Ιντ	AIVT	Inte	errupt Bit Locat	ions
Interrupt Source	#	#	Address	Address	Flag	Enable	Priority
ADC1 Interrupt	21	13	00002Eh	00012Eh	IFS0<13>	IEC0<13>	IPC3<6:4>
Comparator Event	26	18	000038h	000138h	IFS1<2>	IEC1<2>	IPC4<10:8>
CRC Generator	75	67	00009Ah	00019Ah	IFS4<3>	IEC4<3>	IPC16<14:12>
CTMU Event	85	77	0000AEh	0001AEh	IFS4<13>	IEC4<13>	IPC19<6:4>
Cryptographic Operation Done	63	55	000082h	000182h	IFS3<7>	IEC3<7>	IPC13<14:12>
Cryptographic Key Store Program Done	64	56	000084h	000184h	IFS3<8>	IEC3<8>	IPC14<2:0>
Cryptographic Buffer Ready	42	34	000058h	000158h	IFS2<2>	IEC2<2>	IPC8<10:8>
Cryptographic Rollover	43	35	00005Ah	00015Ah	IFS2<3>	IEC2<3>	IPC8<14:12>
DMA Channel 0	12	4	00001Ch	00011Ch	IFS0<4>	IEC0<4>	IPC1<2:0>
DMA Channel 1	22	14	000030h	000130h	IFS0<14>	IEC0<14>	IPC3<10:8>
DMA Channel 2	32	24	000044h	000144h	IFS1<8>	IEC1<8>	IPC6<2:0>
DMA Channel 3	44	36	00005Ch	00015Ch	IFS2<4>	IEC2<4>	IPC9<2:0>
DMA Channel 4	54	46	000070h	000170h	IFS2<14>	IEC2<14>	IPC11<10:8>
DMA Channel 5	69	61	00008Eh	00018Eh	IFS3<13>	IEC3<13>	IPC15<6:4>
External Interrupt 0	8	0	000014h	000114h	IFS0<0>	IEC0<0>	IPC0<2:0>
External Interrupt 1	28	20	00003Ch	00013Ch	IFS1<4>	IEC1<4>	IPC5<2:0>
External Interrupt 2	37	29	00004Eh	00014Eh	IFS1<13>	IEC1<13>	IPC7<6:4>
External Interrupt 3	61	53	00007Eh	00017Eh	IFS3<5>	IEC3<5>	IPC13<6:4>
External Interrupt 4	62	54	000080h	000180h	IFS3<6>	IEC3<6>	IPC13<10:8>
FRC Self-Tune	114	106	0000E8h	0001E8h	IFS6<10>	IEC6<10>	IPC26<10:8>
I2C1 Master Event	25	17	000036h	000136h	IFS1<1>	IEC1<1>	IPC4<6:4>
I2C1 Slave Event	24	16	000034h	000134h	IFS1<0>	IEC1<0>	IPC4<2:0>
I2C1 Bus Collision	92	84	0000BC	0001BC	IFS5<4>	IEC5<4>	IPC21<2:0>
I2C2 Master Event	58	50	000078h	000178h	IFS3<2>	IEC3<2>	IPC12<10:8>
I2C2 Slave Event	57	49	000076h	000176h	IFS3<1>	IEC3<1>	IPC12<6:4>
I2C2 Bus Collision.	93	85	0000BE	0001BE	IFS5<5>	IEC5<5>	IPC21<6:4>
Input Capture 1	9	1	000016h	000116h	IFS0<1>	IEC0<1>	IPC0<6:4>
Input Capture 2	13	5	00001Eh	00011Eh	IFS0<5>	IEC0<5>	IPC1<6:4>
Input Capture 3	45	37	00005Eh	00015Eh	IFS2<5>	IEC2<5>	IPC9<6:4>
Input Capture 4	46	38	000060h	000160h	IFS2<6>	IEC2<6>	IPC9<10:8>
Input Capture 5	47	39	000062h	000162h	IFS2<7>	IEC2<7>	IPC9<14:12>
Input Capture 6	48	40	000064h	000164h	IFS2<8>	IEC2<8>	IPC10<2:0>
JTAG	125	117	0000FEh	0001FEh	IFS7<5>	IEC7<5>	IPC29<6:4>
Input Change Notification (ICN)	27	19	00003Ah	00013Ah	IFS1<3>	IEC1<3>	IPC4<14:12>
High/Low-Voltage Detect (HLVD)	80	72	0000A4h	0001A4h	IFS4<8>	IEC4<8>	IPC18<2:0>
Output Compare 1	10	2	000018h	000118h	IFS0<2>	IEC0<2>	IPC0<10:8>
Output Compare 2	14	6	000020h	000120h	IFS0<6>	IEC0<6>	IPC1<10:8>
Output Compare 3	33	25	000046h	000146h	IFS1<9>	IEC1<9>	IPC6<6:4>
Output Compare 4	34	26	000048h	000148h	IFS1<10>	IEC1<10>	IPC6<10:8>
Output Compare 5	49	41	000066h	000166h	IFS2<9>	IEC2<9>	IPC10<6:4>
Output Compare 6	50	42	000068h	000168h	IFS2<10>	IEC2<10>	IPC10<10:8>
Enhanced Parallel Master Port (EPMP)	53	45	00006Eh	00016Eh	IFS2<13>	IEC2<13>	IPC11<6:4>
Real-Time Clock and Calendar (RTCC)	70	62	000090h	000190h	IFS3<14>	IEC3<14>	IPC15<10:8>

	<b>D</b> 444.0	DAMA	<b>D</b> /// 0	<b>D</b> 444 0	<b>D</b> 444 0		<b>D</b> 444.0
R/W-0	R/W-U	R/W-U	R/W-0	R/W-0	R/W-0	R/W-0	R/W-U
	U2RXIF	IN12IF	1511	141⊦	OC4IF	OC3IF	DMA2IF
bit 15							bit 8
						DAMA	
0-0	0-0	0-0	R/W-U	R/W-0	R/W-U	R/W-0	R/W-0
		—	INTTIF	CNIF	CMIF	MIZCTIF	SIZCTIF
DIT 7							Dit U
Lagandi							
R - Readable	bit	W – Writable I	nit		nented hit read	d as 'O'	
n = Value at		'1' = Rit is set	JIL	$0^{\circ} - \text{Bit is closed}$	arod	u as u v - Bitis unkn	0)4/D
	FOR				areu		OWIT
bit 15		T2 Transmitter	Interrunt Flag	Status hit			
bit 15	1 = Interrupt r	request has occ	urred	Status bit			
	0 = Interrupt r	request has not	occurred				
bit 14	U2RXIF: UAF	RT2 Receiver In	terrupt Flag S	tatus bit			
	1 = Interrupt r	equest has occ	urred				
	0 = Interrupt r	equest has not	occurred				
bit 13	INT2IF: Exter	nal Interrupt 2 I	lag Status bit				
	1 = Interrupt r	equest has occ	urred				
hit 12	TSIE: Timer5	Interrupt Flag S	tatus hit				
DIT 12	1 = Interrupt r	request has occ	urred				
	0 = Interrupt r	request has not	occurred				
bit 11	T4IF: Timer4	Interrupt Flag S	tatus bit				
	1 = Interrupt r	equest has occ	urred				
	0 = Interrupt r	equest has not	occurred				
bit 10	OC4IF: Outpu	ut Compare Cha	annel 4 Interru	ipt Flag Status I	oit		
	1 = Interrupt r	request has occ	urred				
hit 9		it Compare Ch	annel 3 Interru	int Flag Status I	ait		
bit 5	1 = Interrupt r	request has occ	urred	ipt i lag olatas i			
	0 = Interrupt r	equest has not	occurred				
bit 8	DMA2IF: DM	A Channel 2 Int	errupt Flag St	atus bit			
	1 = Interrupt r	equest has occ	urred				
	0 = Interrupt r	request has not	occurred				
bit 7-5	Unimplemen	ted: Read as '0	3				
bit 4	INT1IF: Exter	nal Interrupt 1 F	lag Status bit				
	1 = Interrupt r	request has occ	urred				
bit 3		Cyuesi nas nui Shanga Notificat	ion Interrupt E	lag Status hit			
DIL D	1 = Interrunt r	request has occ	urred	ay Status bit			
	0 = Interrupt r	request has not	occurred				
	•	•					

#### TABLE 10-2: EXITING POWER-SAVING MODES

		Code							
Mode	Interrupts		Resets			RTCC	WDT	Vdd	Execution
	All	INT0	All	POR	MCLR	Alarm	WDT	Restore <sup>(2)</sup>	Resumes
Idle	Y	Y	Y	Y	Y	Y	Y	N/A	Next instruction
Sleep (all modes)	Y	Y	Y	Y	Y	Y	Y	N/A	
Deep Sleep	Ν	Y	Ν	Y	Y	Y	Y <sup>(1)</sup>	N/A	Reset vector
VBAT	Ν	Ν	N	N	N	N	N	Y	Reset vector

Note 1: Deep Sleep WDT.

2: A POR or POR like Reset results whenever VDD is removed and restored in any mode except for Retention Deep Sleep.

#### 10.1.1 INSTRUCTION-BASED POWER-SAVING MODES

Three of the power-saving modes are entered through the execution of the PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. Deep Sleep mode stops clock operation, code execution, and all peripherals, except RTCC and DSWDT. It also freezes I/O states and removes power to Flash memory, and may remove power to SRAM.

The assembly syntax of the PWRSAV instruction is shown in Example 10-1. Sleep and Idle modes are entered directly with a single assembler command. Deep Sleep requires an additional sequence to unlock and enable the entry into Deep Sleep, which is described in Section 10.4.1 "Entering Deep Sleep Mode".

Note: SLEEP\_MODE and IDLE\_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

The features enabled with the low-voltage/retention regulator results in some changes to the way that Sleep and Deep Sleep modes behave. See Section 10.3 "Sleep Mode" and Section 10.4 "Deep Sleep Mode" for additional information.

#### 10.1.1.1 Interrupts Coincident with Power Save Instructions

Any interrupt that coincides with the execution of a PWRSAV instruction will be held off until entry into Sleep or Idle mode has completed. The device will then wake-up from Sleep or Idle mode.

For Deep Sleep mode, interrupts that coincide with the execution of the PWRSAV instruction may be lost. If the low-voltage/retention regulator is not enabled, the microcontroller resets on leaving Deep Sleep and the interrupt will be lost.

Interrupts that occur during the Deep Sleep unlock sequence will interrupt the mandatory five-instruction cycle sequence timing and cause a failure to enter Deep Sleep. For this reason, it is recommended to disable all interrupts during the Deep Sleep unlock sequence.

#### EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

```
// Syntax to enter Sleep mode:
      #SLEEP_MODE
PWRSAV
                      ; Put the device into SLEEP mode
11
//Synatx to enter Idle mode:
PWRSAV
         #IDLE MODE
                     ; Put the device into IDLE mode
11
// Syntax to enter Deep Sleep mode:
// First use the unlock sequence to set the DSEN bit (see Example 10-2)
BSET
        DSCON, #DSEN ; Enable Deep Sleep
        DSCON, #DSEN
BSET
                         ; Enable Deep Sleep (repeat the command)
PWRSAV
        #SLEEP MODE
                         ; Put the device into Deep SLEEP mode
```

#### 10.1.2 HARDWARE-BASED POWER-SAVING MODE

The hardware-based VBAT mode does not require any action by the user during code development. Instead, it is a hardware design feature that allows the micro-controller to retain critical data (using the DSGPRx registers) and maintain the RTCC when VDD is removed from the application. This is accomplished by supplying a backup power source to a specific power pin. VBAT mode is described in more detail in Section 10.5 "VBAT Mode".

#### 10.1.3 LOW-VOLTAGE/RETENTION REGULATOR

PIC24FJ128GB204 family devices incorporate a second on-chip voltage regulator, designed to provide power to select microcontroller features at 1.2V nominal. This regulator allows features, such as data RAM and the WDT, to be maintained in power-saving modes, where they would otherwise be inactive, or maintain them at a lower power than would otherwise be the case.

The low-voltage/retention regulator is only available when Sleep mode is invoked. It is controlled by the LPCFG Configuration bit (CW1<10>) and in firmware by the RETEN bit (RCON<12>). LPCFG must be programmed (= 0) and the RETEN bit must be set (= 1) for the regulator to be enabled.

# 10.2 Idle Mode

Idle mode includes these features:

- · The CPU will stop executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.8 "Selective Peripheral Module Control").
- If the WDT or FSCM is enabled, the LPRC will also remain active.

The device will wake from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the Interrupt Service Routine (ISR).

## 10.3 Sleep Mode

Sleep mode includes these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum provided that no I/O pin is sourcing current.
- The I/O pin directions and states are frozen.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if the WDT or RTCC, with LPRC as the clock source, is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items, such as the Input Change Notification on the I/O ports or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode.

The device will wake-up from Sleep mode on any of these events:

- On any interrupt source that is individually enabled
- · On any form of device Reset
- On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

#### 10.3.1 LOW-VOLTAGE/RETENTION SLEEP MODE

Low-Voltage/Retention Sleep mode functions as Sleep mode with the same features and wake-up triggers. The difference is that the low-voltage/retention regulator allows core digital logic voltage (VCORE) to drop to 1.2V nominal. This permits an incremental reduction of power consumption over what would be required if VCORE was maintained at a 1.8V (minimum) level.

Low-Voltage Sleep mode requires a longer wake-up time than Sleep mode, due to the additional time required to bring VCORE back to 1.8V (known as TREG). In addition, the use of the low-voltage/retention regulator limits the amount of current that can be sourced to any active peripherals, such as the RTCC, etc.

#### 11.4.3.1 Input Mapping

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral; that is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-4 through Register 11-22).

Each register contains two sets of 6-bit fields, with each set associated with one of the pin-selectable peripherals. Programming a given peripheral's bit field with an appropriate 6-bit value maps the RPn/RPIn pin with that value to that peripheral. For any given device, the valid range of values for any of the bit fields corresponds to the maximum number of Peripheral Pin Selections supported by the device.

TABI F 11-3	SELECTABLE INPUT SOURCES (	(MAPS INPUT TO FUNCTION) <sup>(1)</sup>

Input Name	Function Name	Register	Function Mapping Bits
DSM Modulation Input	MDMIN	RPINR30	MDMIR<5:0>
DSM Carrier 1 Input	MDCIN1	RPINR31	MDC1R<5:0>
DSM Carrier 2 Input	MDCIN2	RPINR31	MDC2R<5:0>
External Interrupt 1	INT1	RPINR0	INT1R<5:0>
External Interrupt 2	INT2	RPINR1	INT2R<5:0>
External Interrupt 3	INT3	RPINR1	INT3R<5:0>
External Interrupt 4	INT4	RPINR2	INT4R<5:0>
Input Capture 1	IC1	RPINR7	IC1R<5:0>
Input Capture 2	IC2	RPINR7	IC2R<5:0>
Input Capture 3	IC3	RPINR8	IC3R<5:0>
Input Capture 4	IC4	RPINR8	IC4R<5:0>
Input Capture 5	IC5	RPINR9	IC5R<5:0>
Input Capture 6	IC6	RPINR9	IC6R<5:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<5:0>
Output Compare Fault B	OCFB	RPINR11	OCFBR<5:0>
Output Compare Trigger 1	OCTRIG1	RPINR0	OCTRIG1R<5:0>
Output Compare Trigger 2	OCTRIG2	RPINR2	OCTRIG2R<5:0>
SPI1 Clock Input	SCK1IN	RPINR20	SCK1R<5:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<5:0>
SPI1 Slave Select Input	SS1IN	RPINR21	SS1R<5:0>
SPI2 Clock Input	SCK2IN	RPINR22	SCK2R<5:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<5:0>
SPI2 Slave Select Input	SS2IN	RPINR23	SS2R<5:0>
SPI3 Clock Input	SCK3IN	RPINR28	SCK3R<5:0>
SPI3 Data Input	SDI3	RPINR28	SDI3R<5:0>
SPI3 Slave Select Input	SS3IN	RPINR29	SS3R<5:0>
Generic Timer External Clock	TMRCK	RPINR23	TMRCKR<5:0>
UART1 Clear-to-Send	U1CTS	RPINR18	U1CTSR<5:0>
UART1 Receive	U1RX	RPINR18	U1RXR<5:0>
UART2 Clear-to-Send	U2CTS	RPINR19	U2CTSR<5:0>
UART2 Receive	U2RX	RPINR19	U2RXR<5:0>
UART3 Clear-to-Send	U3CTS	RPINR21	U3CTSR<5:0>
UART3 Receive	U3RX	RPINR17	U3RXR<5:0>
UART4 Clear-to-Send	U4CTS	RPINR27	U4CTSR<5:0>
UART4 Receive	U4RX	RPINR27	U4RXR<5:0>

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger (ST) input buffers.

# 16.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features of the PIC24FJ128GB204 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Serial Peripheral Interface (SPI) with Audio Codec Support" (DS70005136) which is available from the Microchip web site (www.microchip.com).

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D Converters, etc. The SPI module is compatible with the Motorola<sup>®</sup> SPI and SIOP interfaces. All devices in the PIC24FJ128GB204 family include three SPI modules.

The module supports operation in two Buffer modes. In Standard Buffer mode, data is shifted through a single serial buffer. In Enhanced Buffer mode, data is shifted through a FIFO buffer. The FIFO level depends on the configured mode.

Variable length data can be transmitted and received, from 2 to 32 bits.

Note:	Do not perform Read-Modify-Write opera-
	tions (such as bit-oriented instructions) on
	the SPIxBUF register in either Standard or
	Enhanced Buffer mode.

The module also supports a basic framed SPI protocol while operating in either Master or Slave mode. A total of four framed SPI configurations are supported.

The module also supports Audio modes. Four different Audio modes are available.

- I<sup>2</sup>S mode
- · Left Justified
- Right Justified
- PCM/DSP

In each of these modes, the serial clock is free-running and audio data is always transferred.

If an audio protocol data transfer takes place between two devices, then usually one device is the master and the other is the slave. However, audio data can be transferred between two slaves. Because the audio protocols require free-running clocks, the master can be a third party controller. In either case, the master generates two free-running clocks: SCKx and LRC (Left, Right Channel Clock/SSx/FSYNC). The SPI serial interface consists of four pins:

- · SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- SSx: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPI module can be configured to operate using 2, 3 or 4 pins. In the 3-pin mode,  $\overline{SSx}$  is not used. In the 2-pin mode, both SDOx and  $\overline{SSx}$  are not used.

The SPI module has the ability to generate three interrupts, reflecting the events that occur during the data communication. The following types of interrupts can be generated:

- 1. Receive interrupts are signalled by SPIxRXIF. This event occurs when:
  - RX watermark interrupt
  - SPIROV = 1
  - SPIRBF = 1
  - SPIRBE = 1

provided the respective mask bits are enabled in SPIxIMSKL/H.

- 2. Transmit interrupts are signalled by SPIxTXIF. This event occurs when:
  - TX watermark interrupt
  - SPITUR = 1
  - SPITBF = 1
  - SPITBE = 1

provided the respective mask bits are enabled in SPIxIMSKL/H.

- 3. General interrupts are signalled by SPIxIF. This event occurs when
  - FRMERR = 1
  - SPIBUSY = 1
  - SRMT = 1

provided the respective mask bits are enabled in SPIxIMSKL/H.

Block diagrams of the module in Standard and Enhanced modes are shown in Figure 16-1 and Figure 16-2.

Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1, SPI2 or SPI3. Special Function Registers will follow a similar notation. For example, SPIxCON1L and SPIxCON1H refer to the control registers for any of the three SPI modules.

#### 18.9 **Control Registers**

The UART module consists of the following Special Function Registers (SFRs):

- UxMODE: UARTx Mode Register (Register 18-1)
- · UxSTA: UARTx Status and Control Register (Register 18-2)
- UxRXREG: UARTx Receive Register
- UxTXREG: UARTx Transmit Register (Write-Only) (Register 18-3)
- UxADMD: UARTx Address Mask Detect Register (Register 18-4)

- · UxBRG: UARTx Baud Rate Register
- · UxSCCON: UARTx Smart Card Control Register (Register 18-5)
- · UxSCINT: UARTx Smart Card Interrupt Register (Register 18-6)
- UxGTC: UARTx Guard Time Counter
- UxWTCL and UxWTCH: UARTx Waiting Time Counter Low/High

#### REGISTER 18-1: UXMODE: UARTX MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
UARTEN <sup>(1)</sup>	—	USIDL	IREN <sup>(2)</sup>	RTSMD	—	UEN1	UEN0
bit 15							bit 8

R/W-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL
bit 7							bit 0

Legend:	HC = Hardware Clearable bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15	UARTEN: UARTx Enable bit <sup>(1)</sup>
	<ul> <li>1 = UARTx is enabled; all UARTx pins are controlled by UARTx as defined by UEN&lt;1:0&gt;</li> <li>0 = UARTx is disabled; all UARTx pins are controlled by port latches, UARTx power consumption is minimal</li> </ul>
bit 14	Unimplemented: Read as '0'
bit 13	USIDL: UARTx Stop in Idle Mode bit
	<ul> <li>1 = Discontinues module operation when device enters Idle mode</li> <li>0 = Continues module operation in Idle mode</li> </ul>
bit 12	IREN: IrDA <sup>®</sup> Encoder and Decoder Enable bit <sup>(2)</sup>
	<ul> <li>1 = IrDA encoder and decoder are enabled</li> <li>0 = IrDA encoder and decoder are disabled</li> </ul>
bit 11	RTSMD: Mode Selection for UxRTS Pin bit
	1 = UxRTS pin is in Simplex mode
	0 = UxRTS pin is in Flow Control mode
bit 10	Unimplemented: Read as '0'
bit 9-8	UEN<1:0>: UARTx Enable bits
	11 = UxTX, UxRX and BCLKx pins are enabled and used; $\overline{\text{UxCTS}}$ pin is controlled by port latches 10 = UxTX, UxRX, UxCTS and UxRTS pins are enabled and used
	01 = UxTX, UxRX and UxRTS pins are enabled and used; $UxCTS$ pin is controlled by port latches
	00 = UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/BCLKx pins are controlled by port
	lateries
Note 1:	If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
2.	This feature is only available for 16x RPG mode (RPGH = $0$ )

This feature is only available for  $16x BRG \mod (BRGH = 0)$ .

U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
_		RXRPTIF <sup>(2)</sup>	TXRPTIF <sup>(2)</sup>	—	_	WTCIF	GTCIF
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
	PARIE	RXRPTIE	TXRPTIE(*)			WICIE	GICIE
DIL 7							DIL U
Legend:							
R = Reada	able bit	W = Writable I	oit	U = Unimplen	nented bit, read	d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-14	Unimplemen	ted: Read as '	)'				
bit 13	RXRPTIF: Re	eceive Repeat I	nterrupt Flag b	it <sup>(2)</sup>			
	1 = Parity err	or has persisted	after the same	e character ha	s been receive	d five times (for	ur retransmits)
hit 12		eareu ansmit Bonoat I	ntorrunt Elag h	.;+( <b>2</b> )			
DIL 12	1 = 1 ine error	r has been dete	cted after the la	ast retransmit r	per TXRPT<1:(	)> (see Registe	er 18-5)
	0 = Flag is cle	eared				(0001109.010	
bit 11-10	Unimplemen	ted: Read as '	)'				
bit 9	WTCIF: Wait	ing Time Counte	er Interrupt Fla	g bit			
	1 = Waiting T	ïme Counter ha ïme Counter ha	s reached 0	0			
bit 8	GTCIF: Guar	d Time Counter	Interrupt Flag	bit			
bit o	1 = Guard Tir	ne Counter has	reached 0	5.C			
	0 = Guard Tir	ne Counter has	not reached 0				
bit 7	Unimplemen	ited: Read as '0	)'				
bit 6	PARIE: Parity	y Interrupt Enab	le bit <sup>(2)</sup>				
	1 = An interr	upt is invoked w 18-2 for the inte	(hen a characte errupt flag)	er is received v	with a parity err	or (see PERR (	UxSIA<3>) in
	0 = Interrupt	is disabled	sindprindg)				
bit 5	RXRPTIE: Re	eceive Repeat I	nterrupt Enable	e bit <sup>(2)</sup>			
	1 = An interr	rupt is invoked	when a parity	error has per	rsisted after th	ie same chara	cter has been
	0 = Interrupt	is disabled	retransmits)				
bit 4	TXRPTIE: Tra	ansmit Repeat I	nterrupt Enabl	e bit <sup>(2)</sup>			
	1 = An interr	upt is invoked w	hen a line erro	or is detected a	fter the last ret	ransmit per TX	RPT<1:0> has
	been cor	npleted (see Re	egister 18-5)				
hit 3-2	Unimplemen	is disabled	)'				
bit 1	WTCIE: Wait	ing Time Count	, er Interrupt En;	able bit			
2.12	1 = Waiting T	ime Counter int	errupt is enable	ed			
	0 = Waiting T	ïme Counter int	errupt is disabl	led			
bit 0	GTCIE: Guar	d Time Counter	Interrupt Enat	ole bit			
	1 = Guard Tir 0 = Guard Tir	ne Counter inte ne Counter inte	rrupt is enable rrupt is disable	d d			
Note 1:	I his register is or	nly available for		ART2. RCL (UVSCCO	N<1>)		
<b>4</b> .		$p_{\rm HOUDIC} = 10$	o onny, occi i i				

# REGISTER 18-6: UxSCINT: UARTx SMART CARD INTERRUPT REGISTER<sup>(1)</sup>

#### 19.7.1 USB OTG MODULE CONTROL REGISTERS

# REGISTER 19-3: U10TGSTAT: USB OTG STATUS REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R-0, HSC	U-0	R-0, HSC	U-0	R-0, HSC	R-0, HSC	U-0	R-0, HSC
ID	—	LSTATE	—	SESVD	SESEND	—	VBUSVD
bit 7							bit 0

Legend:	U = Unimplemented bit, read as '0'				
R = Readable bit	W = Writable bit	HSC = Hardware Settable/Clearable bit			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-8	Unimplemented: Read as '0'
bit 7	ID: ID Pin State Indicator bit
	<ul> <li>1 = No plug is attached or a Type B cable has been plugged into the USB receptacle</li> <li>0 = A Type A plug has been plugged into the USB receptacle</li> </ul>
bit 6	Unimplemented: Read as '0'
bit 5	LSTATE: Line State Stable Indicator bit
	1 = The USB line state (as defined by SE0 and JSTATE) has been stable for the previous 1 ms $0$ = The USB line state has not been stable for the previous 1 ms
bit 4	Unimplemented: Read as '0'
bit 3	SESVD: Session Valid Indicator bit
	<ul> <li>1 = The VBUS voltage is above VA_SESS_VLD (as defined in the "USB 2.0 Specification") on the A or B-device</li> </ul>
	0 = The VBUS voltage is below VA_SESS_VLD on the A or B-device
bit 2	SESEND: B Session End Indicator bit
	<ul> <li>1 = The VBUS voltage is below VB_SESS_END (as defined in the "USB 2.0 Specification") on the B-device</li> <li>0 = The VBUS voltage is above VB_SESS_END on the B-device</li> </ul>
bit 1	Unimplemented: Read as '0'
bit 0	VBUSVD: A VBUS Valid Indicator bit
	<ul> <li>1 = The VBUS voltage is above VA_VBUS_VLD (as defined in the "USB 2.0 Specification") on the A-device</li> <li>0 = The VBUS voltage is below VA_VBUS_VLD on the A-device</li> </ul>

# 20.0 DATA SIGNAL MODULATOR (DSM)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Data Signal Modulator (DSM)" (DS39744). The information in this data sheet supersedes the information in the FRM.

The Data Signal Modulator (DSM) allows the user to mix a digital data stream (the "modulator signal") with a carrier signal to produce a modulated output. Both the carrier and the modulator signals are supplied to the DSM module, either internally from the output of a peripheral, or externally through an input pin. The modulated output signal is generated by performing a logical AND operation of both the carrier and modulator signals, and then it is provided to the MDOUT pin. Using this method, the DSM can generate the following types of key modulation schemes:

- Frequency Shift Keying (FSK)
- Phase-Shift Keying (PSK)
- On-Off Keying (OOK)

Figure 20-1 shows a simplified block diagram of the Data Signal Modulator peripheral.



#### FIGURE 20-1: SIMPLIFIED BLOCK DIAGRAM OF THE DATA SIGNAL MODULATOR

#### 22.3.2 RTCVAL REGISTER MAPPINGS

#### REGISTER 22-4: YEAR: YEAR VALUE REGISTER<sup>(1)</sup>

| U-0    |
|--------|--------|--------|--------|--------|--------|--------|--------|
| —      | —      | —      | —      | —      | —      | —      | —      |
| bit 15 |        |        |        |        |        |        | bit 8  |
|        |        |        |        |        |        |        |        |
| R/W-x  |
| YRTEN3 | YRTEN2 | YRTEN1 | YRTEN0 | YRONE3 | YRONE2 | YRONE1 | YRONE0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

# Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

- bit 7-4 **YRTEN<3:0>:** Binary Coded Decimal Value of Year's Tens Digit bits Contains a value from 0 to 9.
- bit 3-0 **YRONE<3:0>:** Binary Coded Decimal Value of Year's Ones Digit bits Contains a value from 0 to 9.

**Note 1:** A write to the YEAR register is only allowed when RTCWREN = 1.

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplem	nented bit, read	as '0'		

'0' = Bit is cleared

#### REGISTER 22-5: MTHDY: MONTH AND DAY VALUE REGISTER<sup>(1)</sup>

bit 15-13	Unimplemented: Read as '0'
bit 12	<b>MTHTEN0:</b> Binary Coded Decimal Value of Month's Tens Digit bit Contains a value of '0' or '1'.
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits
	Contains a value from 0 to 9.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits
	Contains a value from 0 to 3.
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits
	Contains a value from 0 to 9.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

'1' = Bit is set

-n = Value at POR

x = Bit is unknown

#### REGISTER 23-2: CRYCONH: CRYPTOGRAPHIC CONTROL HIGH REGISTER

U-0	R/W-0 <sup>(1)</sup>						
_	CTRSIZE6 <sup>(2,3)</sup>	CTRSIZE5 <sup>(2,3)</sup>	CTRSIZE4 <sup>(2,3)</sup>	CTRSIZE3 <sup>(2,3)</sup>	CTRSIZE2 <sup>(2,3)</sup>	CTRSIZE1 <sup>(2,3)</sup>	CTRSIZE0 <sup>(2,3)</sup>
bit 15							bit 8

R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	U-0	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>
SKEYSEL	KEYMOD1 <sup>(2)</sup>	KEYMOD0 <sup>(2)</sup>	—	KEYSRC3 <sup>(2)</sup>	KEYSRC2 <sup>(2)</sup>	KEYSRC1 <sup>(2)</sup>	KEYSRC0 <sup>(2)</sup>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 15 Unimplemented: Read as '0'

CTRSIZE<6:0>: Counter Size Select bits<sup>(1,2,3)</sup> bit 14-8 Counter is defined as CRYTXTB<n:0>, where n = CTRSIZEX. Counter increments after each operation and generates a rollover event when the counter rolls over from  $(2^{n-1} - 1)$  to 0. 11111111 = 128 bits (CRYTXTB<127:0>) 11111110 = 127 bits (CRYTXTB<126:0>) 0000010 = 3 bits (CRYTXTB<2:0>) 0000001 = 2 bits (CRYTXTB<1:0>) 0000000 = 1 bit (CRYTXTB<0>); rollover event occurs when CRYTXTB<0> toggles from '1' to '0' SKEYSEL: Session Key Select bit<sup>(1)</sup> bit 7 1 = Key generation/encryption/loading are performed with CRYKEY<255:128> 0 = Key generation/encryption/loading are performed with CRYKEY<127:0> KEYMOD<1:0>: AES/DES Encrypt/Decrypt Key Mode/Key Length Select bits<sup>(1,2)</sup> bit 6-5 For DES Encrypt/Decrypt Operations (CPHRSEL = 0): 11 = 64-bit, 3-key 3DES 10 = Reserved 01 = 64-bit, standard 2-key 3DES 00 = 64-bit DES For AES Encrypt/Decrypt Operations (CPHRSEL = 1): 11 = Reserved 10 = 256-bit AES 01 = 192-bit AES 00 = 128-bit AES bit 4 Unimplemented: Read as '0' bit 3-0 KEYSRC<3:0>: Cipher Key Source bits<sup>(1,2)</sup>

- Refer to Table 23-1 and Table 23-2 for KEYSRC<3:0> values.
- Note 1: These bits are reset on system Resets or whenever the CRYMD bit is set.
  - 2: Writes to these bit fields are locked out whenever an operation is in progress (CRYGO bit is set).
  - 3: Used only in CTR operations when CRYTXTB is being used as a counter; otherwise, these bits have no effect.

# 30.3 Watchdog Timer (WDT)

For PIC24FJ128GB204 family devices, the WDT is driven by the LPRC Oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 31 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the FWPSA Configuration bit. With a 31 kHz input, the prescaler yields a nominal WDT Time-out (TWDT) period of 1 ms in 5-bit mode or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPS<3:0> Configuration bits (CW1<3:0>), which allows the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler time-out periods, ranges from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSCx bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE (RCON<3:2>) bits will need to be cleared in software after the device wakes up. The WDT Flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note:	The CLRWD	T and	PWRSAV	instructions
	clear the pre	escaler	and posts	caler counts
	when execut	ted.		

#### 30.3.1 WINDOWED OPERATION

The Watchdog Timer has an optional Fixed Window mode of operation. In this Windowed mode, CLRWDT instructions can only reset the WDT during the window width, 25%, 37.5%, 50% or 75% of the programmed WDT period, controlled by the WDTWIN<1:0> Configuration bits (CW3<10:9>). A CLRWDT instruction executed before that window causes a WDT Reset, similar to a WDT time-out.

Windowed WDT mode is enabled by programming the WINDIS Configuration bit (CW1<5>) to '0'.

## 30.3.2 CONTROL REGISTER

The WDT is enabled or disabled by the FWDTEN<1:0> Configuration bits. When the Configuration bits, FWDTEN<1:0> = 11, the WDT is always enabled.

The WDT can be optionally controlled in software when the Configuration bits, FWDTEN<1:0> = 10. When FWDTEN<1:0> = 00, the Watchdog Timer is always disabled. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.



#### FIGURE 30-2: WDT BLOCK DIAGRAM

#### 30.4.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers are protected against inadvertent or unwanted changes or reads in two ways. The primary protection method is the same as that of the RP registers – shadow registers contain a complimentary value which is constantly compared with the actual value.

To safeguard against unpredictable events, Configuration bit changes, resulting from individual cell-level disruptions (such as ESD events), will cause a parity error and trigger a device Reset.

The data for the Configuration registers is derived from the Flash Configuration Words in program memory. When the GCP bit is set, the source data for device configuration is also protected as a consequence. Even if General Segment protection is not enabled, the device configuration can be protected by using the appropriate Code Segment protection setting.

# 30.5 JTAG Interface

PIC24FJ128GB204 family devices implement a JTAG interface, which supports boundary scan device testing and programming.

# 30.6 In-Circuit Serial Programming

PIC24FJ128GB204 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock (PGECx) and data (PGEDx), and three other lines for power (VDD), ground (VSS) and  $\overline{MCLR}$ . This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

# 30.7 In-Circuit Debugger

When MPLAB<sup>®</sup> ICD 3 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB X IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pins.

To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, VSs and the PGECx/PGEDx pin pair, designated by the ICSx Configuration bits. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.