

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP/PSP, SmartCard, SPI, UART/USART
Peripherals	AES, Brown-out Detect/Reset, DMA, I <sup>2</sup> S, HLVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 12x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj128gb204-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

# PIC24FJ128GB204 FAMILY

TABLE 7-3:	<b>RESET DELAY TIMES FOR VARIOUS DEVICE RESETS</b>

Reset Type	Clock Source	SYSRST Delay	System Clock Delay	Notes
POR	EC	TPOR + TSTARTUP + TRST	_	1, 2, 3
	ECPLL	TPOR + TSTARTUP + TRST	TLOCK	1, 2, 3, 5
	XT, HS, SOSC	TPOR + TSTARTUP + TRST	Tost	1, 2, 3, 4
	XTPLL, HSPLL	TPOR + TSTARTUP + TRST	TOST + TLOCK	1, 2, 3, 4, 5
	FRC, FRCDIV	TPOR + TSTARTUP + TRST	TFRC	1, 2, 3, 6, 7
	FRCPLL	TPOR + TSTARTUP + TRST	TFRC + TLOCK	1, 2, 3, 5, 6
	LPRC	TPOR + TSTARTUP + TRST	TLPRC	1, 2, 3, 6
BOR	EC	Tstartup + Trst	—	2, 3
	ECPLL	Tstartup + Trst	TLOCK	2, 3, 5
	XT, HS, SOSC	TSTARTUP + TRST	Tost	2, 3, 4
	XTPLL, HSPLL	Tstartup + Trst	Tost + Tlock	2, 3, 4, 5
	FRC, FRCDIV	TSTARTUP + TRST	TFRC	2, 3, 6, 7
	FRCPLL	TSTARTUP + TRST	TFRC + TLOCK	2, 3, 5, 6
	LPRC	Tstartup + Trst	Tlprc	2, 3, 6
MCLR	Any Clock	Trst	_	3
WDT	Any Clock	Trst	_	3
Software	Any clock	Trst	—	3
Illegal Opcode	Any Clock	Trst	_	3
Uninitialized W	Any Clock	Trst	_	3
Trap Conflict	Any Clock	Trst	_	3

**Note 1:** TPOR = Power-on Reset delay (10  $\mu$ s nominal).

- 2: TSTARTUP = TVREG.
- **3:** TRST = Internal State Reset time (2 μs nominal).
- **4:** TOST = Oscillator Start-up Timer (OST). A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
- **5:** TLOCK = PLL lock time.
- **6:** TFRC and TLPRC = RC Oscillator start-up times.
- 7: If Two-Speed Start-up is enabled, regardless of the Primary Oscillator selected, the device starts with FRC so the system clock delay is just TFRC, and in such cases, FRC start-up time is valid; it switches to the Primary Oscillator after its respective clock delay.

#### 7.4.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

#### 7.4.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it will begin to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device will automatically switch to the FRC Oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine (TSR).

#### 8.3 Interrupt Control and Status Registers

The PIC24FJ128GB204 family of devices implements a total of 43 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS7
- IEC0 through IEC7
- IPC0 through IPC16, IPC18 through IPC22, IPC26 and IPC29
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table (AIVT).

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or an external signal and is cleared via software.

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

The IPCx registers are used to set the Interrupt Priority Level (IPL) for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt Priority Level, which are latched into the Vector Number (VECNUM<7:0>) and the Interrupt Level (ILR<3:0>) bit fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the order of their vector numbers, as shown in Table 8-2. For example, the INT0 (External Interrupt 0) is shown as having a vector number and a natural order priority of 0. Thus, the INT0IF status bit is found in IFS0<0>, the INT0IE enable bit in IEC0<0> and the INT0IP<2:0> priority bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. The ALU STATUS Register (SR) contains the IPL<2:0> bits (SR<7:5>). These indicate the current CPU Interrupt Priority Level. The user can change the current CPU priority level by writing to the IPLx bits.

The CORCON register contains the IPL3 bit, which together with the IPL<2:0> bits, indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

The interrupt controller has the Interrupt Controller Test register, INTTREG, which displays the status of the interrupt controller. When an interrupt request occurs, its associated vector number and the new Interrupt Priority Level are latched into INTTREG. This information can be used to determine a specific interrupt source if a generic ISR is used for multiple vectors (such as when ISR remapping is used in bootloader applications) or to check if another interrupt is pending while in an ISR.

All Interrupt registers are described in Register 8-1 through Register 8-45 in the succeeding pages.

#### REGISTER 8-1: SR: ALU STATUS REGISTER (IN CPU)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	_	—	—	_	—	_	DC <sup>(1)</sup>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 <sup>(2,3)</sup>	IPL1 <sup>(2,3)</sup>	IPL0 <sup>(2,3)</sup>	RA <sup>(1)</sup>	N <sup>(1)</sup>	0V <sup>(1)</sup>	Z <sup>(1)</sup>	C <sup>(1)</sup>
bit 7							bit 0
Legend:							
R = Readable	Readable bit W = Writable bit U = Unimplemented bit, read as '0'						

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-9 Unimplemented: Read as '0'

- bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits<sup>(2,3)</sup> 111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)
- **Note 1:** See Register 3-1 for the description of the remaining bits (bits 8, 4, 3, 2, 1 and 0) that are not dedicated to interrupt control functions.
  - **2:** The IPLx bits are concatenated with the IPL3 (CORCON<3>) bit to form the CPU Interrupt Priority Level. The value in parentheses indicates the Interrupt Priority Level if IPL3 = 1.
  - 3: The IPLx bits are read-only when NSTDIS (INTCON1<15>) = 1.

# PIC24FJ128GB204 FAMILY

#### REGISTER 8-17: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0		
_	—	CTMUIE	_	_	—	—	HLVDIE		
bit 15							bit 8		
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0		
	—	_	_	CRCIE	U2ERIE	U1ERIE			
bit 7							bit 0		
Legend:									
R = Readab	le bit	W = Writable b	it	U = Unimplem	nented bit, read	d as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 15-14	Unimplemen	ted: Read as '0	,						
bit 13	CTMUIE: CT	MU Interrupt Ena	able bit						
	1 = Interrupt i 0 = Interrupt i	request is enable request is not en	ed labled						
bit 12-9	Unimplemen	ted: Read as '0	,						
bit 8	HLVDIE: High	h/Low-Voltage D	etect Interrup	ot Enable bit					
	1 = Interrupt I 0 = Interrupt I	request is enable request is not en	ed labled						
bit 7-4	Unimplemen	ted: Read as '0	,						
bit 3	CRCIE: CRC	Generator Inter	rupt Enable b	oit					
	1 = Interrupt I 0 = Interrupt I	request is enable request is not en	ed iabled						
bit 2	U2ERIE: UA	RT2 Error Interru	pt Enable bit						
	1 = Interrupt I 0 = Interrupt I	request is enable request is not en	ed labled						
bit 1	<b>U1ERIE:</b> UAR 1 = Interrupt 1 0 = Interrupt 1	<b>U1ERIE:</b> UART1 Error Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled							
bit 0	Unimplemen	Unimplemented: Read as '0'							

### 9.0 OSCILLATOR CONFIGURATION

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"dsPIC33/PIC24 Family Reference Manual"*, **"Oscillator"** (DS39700).

The oscillator system for PIC24FJ128GB204 family devices has the following features:

- A total of four external and internal oscillator options as clock sources, providing 15 different Clock modes
- An on-chip, USB PLL block to provide a stable 48 MHz clock for the USB module, as well as a range of frequency options for the system clock

- An on-chip PLL (x4, x6, x8) block available for the Primary Oscillator (POSC) source or FRCDIV (see Section 9.8 "On-Chip PLL")
- Software-controllable switching between various clock sources
- Software-controllable postscaler for selective clocking of CPU for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- A separate and independently configurable system clock output for synchronizing external hardware

A simplified diagram of the oscillator system is shown in Figure 9-1.



#### FIGURE 9-1: PIC24FJ128GB204 FAMILY CLOCK DIAGRAM

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				RODIV<14:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ROD	IV<7:0>			
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable bi	it	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15	Unimpleme	nted: Read as '0'					
bit 14-0	RODIV<14:0	>: Reference Os	cillator Diviso	or Select bits			
	Specifies the	1/2 period of the	reference cl	ock in the sour	ce clocks.		
	For example	: Period of ref_clk	c_output ≤ [R	leference Sourc	e * 2] * RODIV	<14:0>: 	27 * 0)
		1111111 = REFO	clock is the l	base clock frequences clock frequencies and the second sec	iency divided t	0y 65,534 (32,70 0y 65 532 (32 7)	57 ° ∠) 56 * 2)
	•					,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
	•						
	•						
	000000000	000011 = REFO 000010 = REFO	clock is the I clock is the I	base clock frequ base clock frequ	uency divided b uency divided b	oy 6 (3 * 2) oy 4 (2 * 2)	
		000001 = REFO 000000 = REFO	clock is the l clock is the s	base clock frequency	uency divided by as the base c	oy 2 (1 * 2) lock (no divider)	) <mark>(1</mark> )

#### REGISTER 9-5: REFOCONH: REFERENCE OSCILLATOR CONTROL HIGH REGISTER

Note 1: The ROTRIMx values are ignored.

#### 10.5.2 WAKE-UP FROM VBAT MODES

When VDD is restored to a device in VBAT mode, it automatically wakes. Wake-up occurs with a POR, after which, the device starts executing code from the Reset vector. All SFRs, except the Deep Sleep Semaphores, are reset to their POR values. IF the RTCC was not configured to run during VBAT mode, it will remain disabled and RTCC will not run. Wake-up timing is similar to that for a normal POR.

To differentiate a wake-up from VBAT mode, from other POR states, check the VBAT status bit (RCON2<0>). If this bit is set while the device is starting to execute the code from the Reset vector, it indicates that there has been an exit from VBAT mode. The application must clear the VBAT bit to ensure that future VBAT wake-up events are captured.

If a POR occurs without a power source connected to the VBAT pin, the VBPOR bit (RCON2<1>) is set. If this bit is set on a Power-on Reset, it indicates that a battery needs to be connected to the VBAT pin.

In addition, if the VBAT power source falls below the level needed for Deep Sleep Semaphore operation while in VBAT mode (e.g., the battery has been drained), the VBPOR bit will be set. VBPOR is also set when the microcontroller is powered up the very first time, even if power is supplied to VBAT.

#### 10.5.3 I/O PINS DURING VBAT MODES

All I/O pins switch to Input mode during VBAT mode. The only exceptions are the SOSCI and SOSCO pins, which maintain their states if the Secondary Oscillator is being used as the RTCC clock source. It is the user's responsibility to restore the I/O pins to their proper states using the TRISx and LATx bits once VDD has been restored.

### 10.5.4 SAVING CONTEXT DATA WITH THE DSGPRx REGISTERS

As with Deep Sleep mode (i.e., without the low-voltage/retention regulator), all SFRs are reset to their POR values after VDD has been restored. Only the Deep Sleep Semaphore registers are preserved. Applications which require critical data to be saved should save it in DSGPR0 and DSGPR1.

Note:	If the VBAT mode is not used, it is							
	recommended to connect the VBAT pin							
	to VDD.							

The POR should be enabled for the reliable operation of the VBAT.

#### REGISTER 11-3: ANSC: PORTC ANALOG FUNCTION SELECTION REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15	-						bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1
—	—	—	—	—		ANSC<2:0>	
bit 7	·		•		•		bit 0
Legend:							
P = Poodable bit $W = Writable bit$ $U = Unimplemented bit read as '0'$							

R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

bit 2-0 **ANSC<2:0>:** Analog Function Selection bits

1 = Pin is configured in Analog mode; I/O port read is disabled

0 = Pin is configured in Digital mode; I/O port read is enabled

Note 1: These pins are not available in 28-pin devices.

#### 11.4.5 CONSIDERATIONS FOR PERIPHERAL PIN SELECTION

The ability to control Peripheral Pin Selection introduces several considerations into application design that could be overlooked. This is particularly true for several common peripherals that are available only as remappable peripherals.

The main consideration is that the Peripheral Pin Selects are not available on default pins in the device's default (Reset) state. Since all RPINRx registers reset to '111111' and all RPORx registers reset to '000000', all Peripheral Pin Select inputs are tied to Vss and all Peripheral Pin Select outputs are disconnected.

This situation requires the user to initialize the device with the proper peripheral configuration before any other application code is executed. Since the IOLOCK bit resets in the unlocked state, it is not necessary to execute the unlock sequence after the device has come out of Reset. For application safety, however, it is best to set IOLOCK and lock the configuration after writing to the control registers.

Because the unlock sequence is timing-critical, it must be executed as an assembly language routine in the same manner as changes to the oscillator configuration. If the bulk of the application is written in 'C', or another high-level language, the unlock sequence should be performed by writing in-line assembly.

Choosing the configuration requires the review of all Peripheral Pin Selects and their pin assignments, especially those that will not be used in the application. In all cases, unused pin-selectable peripherals should be disabled completely. Unused peripherals should have their inputs assigned to an unused RPn/RPIn pin function. I/O pins with unused RPn functions should be configured with the null peripheral output.

The assignment of a peripheral to a particular pin does not automatically perform any other configuration of the pin's I/O circuitry. In theory, this means adding a pin-selectable output to a pin may mean inadvertently driving an existing peripheral input when the output is driven. Users must be familiar with the behavior of other fixed peripherals that share a remappable pin and know when to enable or disable them. To be safe, fixed digital peripherals that share the same pin should be disabled when not in use. Along these lines, configuring a remappable pin for a specific peripheral does not automatically turn that feature on. The peripheral must be specifically configured for operation and enabled as if it were tied to a fixed pin. Where this happens in the application code (immediately following a device Reset and peripheral configuration or inside the main application routine) depends on the peripheral and its use in the application.

A final consideration is that Peripheral Pin Select functions neither override analog inputs nor reconfigure pins with analog functions for digital I/O. If a pin is configured as an analog input on device Reset, it must be explicitly reconfigured as a digital I/O when used with a Peripheral Pin Select.

Example 11-3 shows a configuration for bidirectional communication with flow control using UART1. The following input and output functions are used:

- Input Functions: U1RX, U1CTS
- Output Functions: U1TX, U1RTS

#### EXAMPLE 11-3: CONFIGURING UART1 INPUT AND OUTPUT FUNCTIONS

// Unlock Regis	sters						
asm volatile	("MOV	#OSCCON, w1	\n"				
	"MOV	#0x46, w2	\n"				
	"MOV	#0x57, w3	\n"				
	"MOV.b	w2, [w1]	\n"				
	"MOV.b	w3, [w1]	\n"				
	"BCLR	OSCCON, #6")	;				
// or use C30 k //builtin_w	ouilt-in rite_OSC	macro: CCONL(OSCCON &	0xbf);				
// Configure Ir // Assign U RPINR18bits	nput Fun JIRX To J S.UIRXR =	ctions ( <b>Table 11</b> Pin RPO = 0;	-3)				
// Assign U RPINR18bits	ULCTS TO ULCTSR	Pin RP1 = 1;					
<pre>// Configure Output Functions (Table 11-4)     // Assign U1TX To Pin RP2     RPOR1bits.RP2R = 3;</pre>							
// Assign U1RTS To Pin RP3 RPOR1bits.RP3R = 4;							
// Lock Registe	ers						
asm volatile	("MOV	#OSCCON, w1	\n"				
	"MOV	#0x46, w2	\n"				
	"MOV	#0x57, w3	\n"				
	"MOV.b	w2, [w1]	\n"				
	"MOV.b	w3, [w1]	\n"				
	"BSET	OSCCON, #6")	;				
// or use C30 k	niilt-in	macro.					
// 01 use cs0 t	rite OSC	CONL (OSCCON   (	)×40):				

#### REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2 (CONTINUED)

- bit 4-0 SYNCSEL<4:0>: Synchronization/Trigger Source Selection bits
  - 1111x = Reserved
    - 11101 = Reserved
    - 11100 = CTMU<sup>(1)</sup>
    - 11011 = A/D<sup>(1)</sup>
    - $11010 = \text{Comparator 3}^{(1)}$
    - 11001 = Comparator 2<sup>(1)</sup>
    - 11000 = Comparator 1<sup>(1)</sup>
    - 10111 = Reserved
    - 10110 = Reserved
    - 10101 =Input Capture 6<sup>(2)</sup>
    - 10100 =Input Capture 5<sup>(2)</sup>
    - 10011 =Input Capture 4<sup>(2)</sup>
    - 10010 =Input Capture  $3^{(2)}$
    - 10001 =Input Capture  $2^{(2)}$
    - 10000 = Input Capture 1<sup>(2)</sup>
    - 01111 = Timer5
    - 01110 = Timer4
    - 01101 = Timer3
    - 01100 = Timer2
    - 01011 = Timer1
    - 01010 = Reserved
    - 01001 = Reserved
    - 01000 = Reserved
    - 00111 = Reserved
    - 00110 = Output Compare 6
    - 00101 = Output Compare 5
    - 00100 = Output Compare 4
    - 00011 = Output Compare 3
    - 00010 = Output Compare 2
    - 00001 = Output Compare 1
    - 00000 = Not synchronized to any other module
- Note 1: Use these inputs as trigger sources only and never as sync sources.
  - 2: Never use an IC module as its own trigger source by selecting this mode.











#### EQUATION 16-1: RELATIONSHIP BETWEEN DEVICE AND SPIX CLOCK SPEED

 $Baud Rate = \frac{FPB}{(2 * (SPIxBRG + 1))}$ Where: FPB is the Peripheral Bus Clock Frequency.

#### REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 7-6	URXISEL<1:0>: UARTx Receive Interrupt Mode Selection bits
	<ul> <li>11 = Interrupt is set on an RSR transfer, making the receive buffer full (i.e., has 4 data characters)</li> <li>10 = Interrupt is set on an RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters)</li> <li>0x = Interrupt is set when any character is received and transferred from the RSR to the receive buffer; receive buffer has one or more characters</li> </ul>
bit 5	<b>ADDEN:</b> Address Character Detect bit (bit 8 of received data = 1)
	<ul> <li>1 = Address Detect mode is enabled (if 9-bit mode is not selected, this does not take effect)</li> <li>0 = Address Detect mode is disabled</li> </ul>
bit 4	RIDLE: Receiver Idle bit (read-only)
	<ul><li>1 = Receiver is Idle</li><li>0 = Receiver is active</li></ul>
bit 3	PERR: Parity Error Status bit (read-only)
	<ul> <li>1 = Parity error has been detected for the current character (the character at the top of the receive FIFO)</li> <li>0 = Parity error has not been detected</li> </ul>
bit 2	FERR: Framing Error Status bit (read-only)
	<ul> <li>1 = Framing error has been detected for the current character (the character at the top of the receive FIFO)</li> <li>0 = Framing error has not been detected</li> </ul>
hit 1	0 = Framing error has not been detected
DICI	<b>DERR:</b> Receive Buller Overrun Error Status bit (clear/read-only)
	0 = Receive buffer has not overflowed (clearing a previously set OERR bit (1 → 0 transition); will reset the receive buffer and the RSR to the empty state)
bit 0	URXDA: UARTx Receive Buffer Data Available bit (read-only)
	<ul> <li>1 = Receive buffer has data, at least one more character can be read</li> <li>0 = Receive buffer is empty</li> </ul>
Note 1	The value of this bit only affects the transmit properties of the module when the IrDA <sup>®</sup> encoder is enabled (IREN = 1).

2: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

#### REGISTER 19-2: BDnSTAT: BUFFER DESCRIPTOR n STATUS REGISTER PROTOTYPE, CPU MODE (BD0STAT THROUGH BD63STAT)

R/W-x	R/W-x	r-0	r-0	R/W-x	R/W-x	R/W-x, HSC	R/W-x, HSC
UOWN	DTS <sup>(1)</sup>	—	—	DTSEN	BSTALL	BC9	BC8
bit 15							bit 8

| R/W-x, HSC |
|------------|------------|------------|------------|------------|------------|------------|------------|
| BC7        | BC6        | BC5        | BC4        | BC3        | BC2        | BC1        | BC0        |
| bit 7      |            |            |            |            |            |            | bit 0      |

Legend:	r = Reserved bit	HSC = Hardware Settable/Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'r' = Reserved bit	x = Bit is unknown	

bit 15	UOWN: USB Own bit
	<ul> <li>The microcontroller core owns the BD and its corresponding buffer; the USB module ignores all other fields in the BD</li> </ul>
bit 14	DTS: Data Toggle Packet bit <sup>(1)</sup>
	1 = Data 1 packet
	0 = Data 0 packet
bit 13-12	Reserved: Maintain as '0'
bit 11	DTSEN: Data Toggle Synchronization Enable bit
	<ul> <li>1 = Data toggle synchronization is enabled; data packets with incorrect Sync value will be ignored</li> <li>0 = No data toggle synchronization is performed</li> </ul>
bit 10	BSTALL: Buffer STALL Enable bit
	<ul> <li>1 = Buffer STALL is enabled; STALL handshake is issued if a token is received that would use the BD in the given location (UOWN bit remains set, BD value is unchanged); corresponding EPSTALL bit will get set on any STALL handshake</li> <li>0 = Buffer STALL is disabled</li> </ul>
bit 9-0	BC<9:0>: Byte Count bits
	This represents the number of bytes to be transmitted or the maximum number of bytes to be received during a transfer. Upon completion, the byte count is updated by the USB module with the actual number of bytes transmitted or received.
Note 1:	This bit is ignored unless DTSEN = 1.

#### REGISTER 19-12: U1CNFG1: USB CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
			_	_				
bit 15	÷			·			bit 8	
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	
UTEYE	E UOEMON <sup>(1)</sup>		USBSIDL		_	PPB1	PPB0	
bit 7							bit 0	
Legend:								
R = Read	able bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'		
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 15-8	Unimplement	ted: Read as '	)'					
bit 7	UTEYE: USB	Eye Pattern Te	est Enable bit					
	1 = Eye patter 0 = Eye patter	rn test is enabl rn test is disabl	ed ed					
bit 6	UOEMON: US	SB OE Monitor	Enable bit <sup>(1)</sup>					
	1 = <u>OE</u> signal 0 = OE signal	is active; it ind is inactive	icates interval	s during which t	the D+/D- line	s are driving		
bit 5	Unimplement	ted: Read as '	)'					
bit 4	USBSIDL: US	SB OTG Stop ir	n Idle Mode bit					
	1 = Discontinu 0 = Continues	ues module opera	eration when tl tion in Idle mo	he device enter de	s Idle mode			
bit 3-2	Unimplement	ted: Read as '	)'					
bit 1-0	<b>PPB&lt;1:0&gt;:</b> Pi	ing-Pong Buffe	rs Configuratio	on bits				
	11 = Even/Od	11 = Even/Odd Ping-Pong Buffers are enabled for Endpoints 1 to 15						
	10 = Even/Od	10 = Even/Odd Ping-Pong Buffers are enabled for all endpoints						
	01 = Even/O0 00 = Even/Od	ia ring-rong B Id Ping-Pong B	ullers are ena	bled for OUT E	napoint u			
•• •								

Note 1: This bit is only active when the UTRDIS bit (U1CNFG2<0>) is set.

# PIC24FJ128GB204 FAMILY

#### 19.7.2 USB INTERRUPT REGISTERS

#### REGISTER 19-14: U1OTGIR: USB OTG INTERRUPT STATUS REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—		—	—	—	—	—	
bit 15							bit 8	
R/K-0, HS	R/K-0, HS	R/K-0, HS	R/K-0, HS	R/K-0, HS	R/K-0, HS	U-0	R/K-0, HS	
IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	—	VBUSVDIF	
bit 7							bit 0	
r								
Legend:		U = Unimplem	ented bit, read	l as '0'				
R = Readable	e bit	K = Write '1' to	o Clear bit	HS = Hardwa	re Settable bit			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown	
bit 15-8	Unimplement	ted: Read as '0	)'					
bit 7	IDIF: ID State	Change Indica	tor bit					
	1 = Change in	ID state is det	ected					
hit 6		Millisocond Tir	nor bit					
DILO	1 = The 1 milli	isecond timer h						
	0 = The 1 milli	isecond timer h	as not expired	l				
bit 5	LSTATEIF: Li	ne State Stable	Indicator bit					
	1 = USB line	state (as define	d by the SE0 a	nd JSTATE bits	s) has been stal	ole for 1 ms, bu	ut different from	
	the last ti	me	aan atabla far	1				
hit 1		A stivity Indicat	een stable for	i ms				
DIL 4	1 = Activity on	the D+/D- line	u ul e or Veus is da	atacted				
	0 = No activity	on the D+/D-	lines or VBUS is	s detected				
bit 3	SESVDIF: Se	ssion Valid Cha	ange Indicator	bit				
	1 = VBUS has	crossed VA_SE	SS_END (as de	fined in the "U	SB 2.0 Specific	ation") <sup>(1)</sup>		
	0 = VBUS has	not crossed VA	_SESS_END					
bit 2	SESENDIF: B	-Device VBUS	Change Indica	tor bit				
	1 = VBUS cha	nge on B-devic	e is detected; \	/BUS has cross	ed VB_SESS_EN	ID (as defined i	in the "USB 2.0	
	0 = VBUS has	not crossed V	B SESS END					
bit 1	Unimplement	ted: Read as 'o						
bit 0	VBUSVDIF: A	-Device VBUS	Change Indica	tor bit				
	1 = VBUS cha	ange on A-dev	vice is detecte	ed; VBUS has	crossed VA_V	BUS_VLD ( <b>as</b>	defined in the	
	"USB 2.0 Specification") <sup>(1)</sup>							
	0 = NO VBUS	cnange on the	A-device is de	tected				
Note 1: Vi	BUS threshold cr	ossings may be	e either rising o	or falling.				

**Note:** Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits, at the moment of the write, to become cleared.

#### REGISTER 23-4: CRYOTP: CRYPTOGRAPHIC OTP PAGE PROGRAM CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/HSC-x <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/S/HC-1	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/S/HC-0 <sup>(2)</sup>
PGMTST	OTPIE	CRYREAD <sup>(3,4)</sup>	KEYPG3	KEYPG2	KEYPG1	KEYPG0	CRYWR <sup>(3,4)</sup>
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'	
S = Settable bit	HC = Hardware Clearable bit	HSC = Hardware Settable/Clearable bit		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-8	Unimplemented: Read as '0'
bit 7	PGMTST: Key Storage/Configuration Program Test bit <sup>(1)</sup>
	This bit mirrors the state of the TSTPGM bit and is used to test the programming of the secure OTP array after programming. 1 = TSTPGM (CFGPAGE<30>) is programmed ('1') 0 = TSTPGM is not programmed ('0')
bit 6	<b>OTPIE:</b> Key Storage/Configuration Program Interrupt Enable bit <sup>(1)</sup>
	<ul> <li>1 = Generates an interrupt when the current programming or read operation completes</li> <li>0 = Does not generate an interrupt when the current programming or read operation completes; software must poll the CRYWR, CRYREAD or CRYBSY bit to determine when the current programming operation is complete</li> </ul>
bit 5	CRYREAD: Cryptographic Key Storage/Configuration Read bit <sup>(3,4)</sup>
	<ul> <li>1 = This bit is set to start a read operation; read operation is in progress while this bit is set and CRYGO = 1</li> <li>0 = Read operation has completed</li> </ul>
bit 4-1	KEYPG<3:0>: Key Storage/Configuration Program Page Select bits <sup>(1)</sup>
	1111 =
	•
	• = Reserved
	•
	1001 - 10000 - 1000 - 1000 - 1000 - 1000 - 1000 - 1000 - 1000 - 1000 - 1
	0111 = OTP Page 7
	0110 = OTP Page 6
	0101 = OTP Page 5
	0100 = OTP Page 4
	0011 = OTP Page 3
	0001 = OTP Page 2 0001 = OTP Page 1
	0000 = Configuration Page (CFGPAGE, OTP Page 0)
bit 0	<b>CRYWR</b> : Cryptographic Key Storage/Configuration Program bit <sup>(2,3,4)</sup>
2.1.0	1 = Programs the Key Storage/Configuration bits with the value found in CRYTXTC<63:0>
Note 1:	These bits are reset on system Resets or whenever the CRYMD bit is set.
2:	These bits are reset on system Resets, when the CRYMD bit is set, or when CRYGO is cleared.

- 3: Set this bit only when CRYON = 1 and CRYGO = 0. Do not set CRYREAD or CRYWR both at any given time.
- 4: Do not clear CRYON or these bits while they are set; always allow the hardware operation to complete and clear the bit automatically.

### 24.0 32-BIT PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "32-Bit Programmable Cyclic Redundancy Check (CRC)" (DS30009729). The information in this data sheet supersedes the information in the FRM. The 32-bit programmable CRC generator provides a hardware implemented method of quickly generating checksums for various networking and security applications. It offers the following features:

- User-programmable CRC polynomial equation, up to 32 bits
- Programmable shift direction (little or big-endian)
- · Independent data and polynomial lengths
- Configurable interrupt output
- Data FIFO

Figure 24-1 displays a simplified block diagram of the CRC generator. A simple version of the CRC shift engine is displayed in Figure 24-2.

#### FIGURE 24-1: CRC MODULE BLOCK DIAGRAM



#### FIGURE 24-2: CRC SHIFT ENGINE DETAIL



© 2013-2015 Microchip Technology Inc.

# PIC24FJ128GB204 FAMILY

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	-	—	—	—	—	-	—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-10	bit 15-10 ITRIM<5:0>: Current Source Trim bits 011111 = Maximum positive change from nominal current 011110 • • • 000001 = Minimum positive change from nominal current 000000 = Nominal current output specified by IRNG<1:0> 111111 = Minimum negative change from nominal current • • 100010						
bit 9-8	IRNG<1:0>: Current Source Range Select bits 11 = 100 × Base Current 10 = 10 × Base Current 01 = Base current level (0.55 μA nominal) 00 = 1000 × Base Current						
bit 7-0	Unimplemen	ted: Read as '0	)'				

#### REGISTER 28-3: CTMUICON: CTMU CURRENT CONTROL REGISTER

#### TABLE 33-23: RC OSCILLATOR START-UP TIME

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions	
FR0	TFRC	FRC Oscillator Start-up Time	_	15	_	μS		
FR1	TLPRC	Low-Power RC Oscillator Start-up Time	—	50	_	μS		

#### FIGURE 33-4: CLKO AND I/O TIMING CHARACTERISTICS



#### TABLE 33-24: CLKO AND I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min Typ <sup>(1)</sup> Max Units Condition				Conditions	
DO31	TioR	Port Output Rise Time	_	10	25	ns		
DO32	TIOF	Port Output Fall Time	—	10	25	ns		
DI35	Tinp	INTx Pin High or Low Time (input)	20	—	_	ns		
DI40	Trbp	CNxx High or Low Time (input)	2	—	—	Тсү		

**Note 1:** Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated.