

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP/PSP, SmartCard, SPI, UART/USART
Peripherals	AES, Brown-out Detect/Reset, DMA, I <sup>2</sup> S, HLVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 12x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj128gb204t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 1.6 Details on Individual Family Members

Devices in the PIC24FJ128GB204 family are available in 28-pin and 44-pin packages. The general block diagram for all devices is shown in Figure 1-1.

The devices are differentiated from each other in six ways:

- Flash program memory (64 Kbytes for PIC24FJ64GB2XX devices and 128 Kbytes for PIC24FJ128GB2XX devices).
- 2. Available I/O pins and ports (21 pins on two ports for 28-pin devices, 35 pins on three ports for 44-pin devices).
- 3. Available Input Change Notification (ICN) inputs (20 on 28-pin devices and 34 on 44-pin devices).
- 4. Available remappable pins (14 pins on 28-pin devices and 24 pins on 44-pin devices).
- 5. Analog input channels for the A/D Converter (12 channels for 44-pin devices and 9 channels for 28-pin devices).

All other features for devices in this family are identical. These are summarized in Table 1-1 and Table 1-2.

A list of the pin features available on the PIC24FJ128GB204 family devices, sorted by function, is shown in Table 1-3. Note that this table shows the pin location of individual peripheral features and not how they are multiplexed on the same pin. This information is provided in the pinout diagrams in the beginning of the data sheet. Multiplexed features are sorted by the priority given to a feature, with the highest priority peripheral being listed first.

	Pin Num	ber/Grid	Locator						
Pin Function	28-Pin SPDIP/SOIC/ SSOP	28-Pin QFN-S	44-Pin TQFP/QFN	I/O	Input Buffer	Description			
AN0	2	27	19	Ι	ANA	12-Bit SAR A/D Converter Inputs.			
AN1	3	28	20	I	ANA				
AN2	4	1	21	Ι	ANA				
AN3	5	2	22	Ι	ANA				
AN4	6	3	23	Ι	ANA				
AN5	7	4	24	Ι	ANA				
AN6	25	22	14	Ι	ANA				
AN7	24	21	11	Ι	ANA				
AN9	26	23	15	Ι	ANA				
AN10	—	—	25	I	ANA				
AN11	—		26	Ι	ANA				
AN12	—	—	27	Ι	ANA				
ASCL1	3	28	20		—				
ASDA1	2	27	19	_	—				
AVdd	—	—	17	Р	ANA	Positive Supply for Analog modules.			
AVss	—	24	16	Р	ANA	Ground Reference for Analog modules.			
C1INA	7	4	24	Ι	ANA	Comparator 1 Input A.			
C1INB	6	3	23	I	ANA	Comparator 1 Input B.			
C1INC	24	15	1	Ι	ANA	Comparator 1 Input C.			
C1IND	9	6	30	Ι	ANA	Comparator 1 Input D.			
C2INA	5	2	22	Ι	ANA	Comparator 2 Input A.			
C2INB	4	1	21	Ι	ANA	Comparator 2 Input B.			
C2INC	18	15	1	Ι	ANA	Comparator 2 Input C.			
C2IND	10	7	31	Ι	ANA	Comparator 2 Input D.			
C3INA	26	23	15	Ι	ANA	Comparator 3 Input A.			
C3INB	25	22	14	Ι	ANA	Comparator 3 Input B.			
C3INC	2	15	1	Ι	ANA	Comparator 3 Input C.			
C3IND	3	28	20	Ι	ANA	ANA Comparator 3 Input D.			
CLKI	9	6	30	I	ANA	ANA Main Clock Input Connection.			
CLKO	10	7	31	0		System Clock Output.			
Legend: ST = Schmitt Trigger input TTL = TTL compatible input I = Input									

Legend: ST = Schmitt Trigge ANA = Analog input = Schmitt Trigger input

$$I^2C$$
 = ST with  $I^2C^{TM}$  or SMBus levels

TTL = TTL compatible input  $\Omega = \Omega$ utput O = Output P = Power

	Pin Numl	oer/Grid	Locator								
Pin Function	28-Pin SPDIP/SOIC/ SSOP	28-Pin QFN-S	44-Pin TQFP/QFN	I/O	Input Buffer	Description					
CN0	12	9	34	_		Interrupt-on-Change Inputs.					
CN1	11	8	33	_	_						
CN2	2	27	19								
CN3	3	28	20	_	_						
CN4	4	1	21	_	_						
CN5	5	2	22								
CN6	6	3	23								
CN7	7	4	24								
CN8	_		25								
CN9	_		26	—							
CN10	_		27	—							
CN11	26	23	15	_	—						
CN12	25	22	14	_	_						
CN13	24	21	11	_	_						
CN15	22	19	9	—							
CN16	21	18	8	_	_						
CN17	_		3	—							
CN18	_		2	_	—						
CN19	_		5	_	_						
CN20	_		4	_	_						
CN21	18	15	1	_	—						
CN22	17	14	44	_	_						
CN23	16	13	43	—							
CN24	15	12	42	—							
CN25	_		37	_	_						
CN26	_		38								
CN27	14	11	41	_							
CN28	_		36								
CN29	10	7	31	_	_						
CN30	9	6	30								
CN33	_		13								
CN34	_		32								
CN35	_		35	—							
CN36	_		12	_	_						
CTCMP	4	1	21	Ι	ANA	CTMU Comparator 2 Input (Pulse mode).					
Legend: ST =	Schmitt Trigger	input		TTL	= TTL co	mpatible input I = Input					
ANA = / I <sup>2</sup> C = \$	ANA = Analog input $O$ = Output $P$ = Power $I^2C$ = ST with $I^2C^{TM}$ or SMBus levels										

## TABLE 1-3: PIC24FJ128GB204 FAMILY PINOUT DESCRIPTION (CONTINUED)

## 3.0 CPU

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the CPU, refer to the "dsPIC33/PIC24 Family Reference Manual", "CPU with Extended Data Space (EDS)" (DS39732). The information in this data sheet supersedes the information in the FRM.

The PIC24F CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M instructions of user program memory space. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the REPEAT instructions, which are interruptible at any point.

PIC24F devices have sixteen, 16-bit Working registers in the programmer's model. Each of the Working registers can act as a Data, Address or Address Offset register. The 16<sup>th</sup> Working register (W15) operates as a Software Stack Pointer (SSP) for interrupts and calls.

The lower 32 Kbytes of the Data Space (DS) can be accessed linearly. The upper 32 Kbytes of the Data Space are referred to as Extended Data Space to which the extended data RAM, EPMP memory space or program memory can be mapped.

The Instruction Set Architecture (ISA) has been significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC18 instructions and addressing modes are supported, either directly, or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs. The core supports Inherent (no operand), Relative, Literal and Memory Direct Addressing modes, along with three groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing modes. Instructions are associated with predefined addressing modes depending upon their functional requirements.

For most instructions, the core is capable of executing a data (or program data) memory read, a Working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing trinary operations (that is, A + B = C) to be executed in a single cycle.

A high-speed, 17-bit x 17-bit multiplier has been included to significantly enhance the core arithmetic capability and throughput. The multiplier supports Signed, Unsigned and Mixed mode, 16-bit x 16-bit or 8-bit x 8-bit, integer multiplication. All multiply instructions execute in a single cycle.

The 16-bit ALU has been enhanced with integer divide assist hardware that supports an iterative non-restoring divide algorithm. It operates in conjunction with the REPEAT instruction looping mechanism and a selection of iterative divide instructions to support 32-bit (or 16-bit), divided by 16-bit, integer signed and unsigned division. All divide operations require 19 cycles to complete but are interruptible at any cycle boundary.

The PIC24F has a vectored exception scheme with up to 8 sources of non-maskable traps and up to 118 interrupt sources. Each interrupt source can be assigned to one of seven priority levels.

A block diagram of the CPU is shown in Figure 3-1.

## 3.1 Programmer's Model

The programmer's model for the PIC24F is shown in Figure 3-2. All registers in the programmer's model are memory-mapped and can be manipulated directly by instructions.

A description of each register is provided in Table 3-1. All registers associated with the programmer's model are memory-mapped.

### TABLE 4-30: DEEP SLEEP REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DSCON	010E	DSEN			_	_	_	_	_					_	r	DSBOR	RELEASE	0000 <b>(1)</b>
DSWAKE	0110	-	-		_	—	_	—	DSINT0	DSFLT		-	DSWDT	DSRTCC	DSMCLR	—	_	0000 <b>(1)</b>
DSGPR0	0112	Deep Sleep Semaphore Data 0 Register										0000 <b>(1)</b>						
DSGPR1	0114	114 Deep Sleep Semaphore Data 1 Register										0000 <b>(1)</b>						

Legend: — = unimplemented, read as '0'; r = reserved bit. Reset values are shown in hexadecimal.

Note 1: These registers are only reset on a VDD POR event.

### TABLE 4-31: CRYPTOGRAPHIC ENGINE REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CRYCONL	01A4	CRYON		CRYSIDL	ROLLIE	DONEIE	FREEIE		CRYGO	OPMOD3	OPMOD2	OPMOD1	OPMOD0	CPHRSEL	CPHRMOD2	CPHRMOD1	CPHRMOD0	0000
CRYCONH	01A6	-	CTRSIZE6	CTRSIZE5	CTRSIZE4	CTRSIZE3	CTRSIZE2	CTRSIZE1	CTRSIZE0	SKEYSEL	KEYMOD1	KEYMOD0	—	KEYSRC3	KEYSRC2	KEYSRC1	KEYSRC0	0000
CRYSTAT	01A8	_	_	_	_	_	_	_	_	CRYBSY	TXTABSY	CRYABRT	ROLLOVR	_	MODFAIL	KEYFAIL	PGMFAIL	0000
CRYOTP	01AC	_	_	_	_	_	_	_	_	PGMTST	OTPIE	CRYREAD	KEYPG3	KEYPG2	KEYPG1	KEYPG0	CRYWR	0020
CRYTXTA	01B0							Crypt	tographic Te	xt Register A	(128 bits wi	de)						XXXX
CRYKEY	01C0							Cryptogra	aphic Key Re	egister (256	oits wide, wri	te-only)						XXXX
CRYTXTB	01E0		Cryptographic Text Register B (128 bits wide)										XXXX					
CRYTXTC	01F0	Cryptographic Text Register C (128 bits wide)											XXXX					

Legend: — = unimplemented, read as '0'; x = unknown value on Reset. Reset values are shown in hexadecimal.

### TABLE 4-32: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR	—	_	_	—	—	_	ERASE	—	_	NVMOP3	NVMOP2	NVMOP1	NVMOP0	0000 <b>(1)</b>
NVMKEY	0766	_	_	_	_	_	_	_	_			I	NVMKEY R	egister<7:0	>			0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The Reset value shown is for POR only. The value on other Reset states is dependent on the state of the memory write or erase operations at the time of Reset.

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0				
_	—	CTMUIF	_	—	—	—	HLVDIF				
bit 15						- -	bit 8				
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0				
—	<u> </u>		_	CRCIF	U2ERIF	U1ERIF					
bit 7							bit 0				
Legend:											
R = Readat	ole bit	W = Writable I	oit	U = Unimplem	nented bit, read	d as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown				
bit 15-14	Unimplemen	ted: Read as '0	)'								
bit 13	CTMUIF: CTI	CTMUIF: CTMU Interrupt Flag Status bit									
	1 = Interrupt r 0 = Interrupt r	request has occ request has not	urred occurred								
bit 12-9	Unimplemen	ted: Read as '	)'								
bit 8	HLVDIF: High	n/Low-Voltage E	Detect Interrup	t Flag Status bit	t						
	1 = Interrupt r 0 = Interrupt r	request has occ request has not	urred occurred								
bit 7-4	Unimplemen	ted: Read as '	)'								
bit 3	CRCIF: CRC	Generator Inte	rrupt Flag Stat	us bit							
	1 = Interrupt r 0 = Interrupt r	1 = Interrupt request has occurred 0 = Interrupt request has not occurred									
bit 2	U2ERIF: UAF	U2ERIF: UART2 Error Interrupt Flag Status bit									
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>										
bit 1	U1ERIF: UAF	RT1 Error Interr	upt Flag Status	s bit							
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>										
bit 0	Unimplemen	ted: Read as 'd	)'								

## REGISTER 8-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

## REGISTER 8-38: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	_	_	—	—	—		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0		
—	—	—	_	—		HLVDIP<2:0>			
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable b	oit	U = Unimplem	nented bit, read	l as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown					
<u>.</u>									

bit 15-3 Unimplemented: Read as '0'

- HLVDIP<2:0>: High/Low-Voltage Detect Interrupt Priority bits
  - 111 = Interrupt is Priority 7 (highest priority interrupt)
  - •

bit 2-0

- •
- 001 = Interrupt is Priority 1
- 000 = Interrupt source is disabled

## REGISTER 8-39: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0

00	1411 0	00	00	00	00
—	CTMUIP<2:0>	—	—	—	_
bit 7					bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7	Unimplemented: Read as '0'
bit 6-4	CTMUIP<2:0>: CTMU Interrupt Priority bits
	111 = Interrupt is Priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is Priority 1
	000 = Interrupt source is disabled
bit 3-0	Unimplemented: Read as '0'

## 10.4.2 EXITING DEEP SLEEP MODES

Deep Sleep modes exit on any one of the following events:

- POR event on VDD supply. If there is no DSBOR circuit to re-arm the VDD supply POR circuit, the external VDD supply must be lowered to the natural arming voltage of the POR circuit.
- DSWDT time-out. When the DSWDT times out, the device exits Deep Sleep.
- RTCC alarm (if RTCEN = 1).
- Assertion ('0') of the  $\overline{\text{MCLR}}$  pin.
- Assertion of the INT0 pin (if the interrupt was enabled before Deep Sleep mode was entered). The polarity configuration is used to determine the assertion level ('0' or '1') of the pin that will cause an exit from Deep Sleep mode. Exiting from Deep Sleep mode requires a change on the INT0 pin while in Deep Sleep mode.

**Note:** Any interrupt pending when entering Deep Sleep mode is cleared.

Exiting Deep Sleep generally does not retain the state of the device and is equivalent to a Power-on Reset (POR) of the device. Exceptions to this include the RTCC (if present), which remains operational through the wake-up, the DSGPRx registers and the DSWDT.

Wake-up events that occur from the time Deep Sleep exits, until the time the POR sequence completes, are not ignored. The DSWAKE register will capture ALL wake-up events, from setting the DSEN bit to clearing the RELEASE bit.

The sequence for exiting Deep Sleep mode is:

- 1. After a wake-up event, the device exits Deep Sleep and performs a POR. The DSEN bit is cleared automatically. Code execution resumes at the Reset vector.
- To determine if the device exited Deep Sleep, read the Deep Sleep bit, DPSLP (RCON<10>). This bit will be set if there was an exit from Deep Sleep mode. If the bit is set, clear it.
- 3. Determine the wake-up source by reading the DSWAKE register.
- Determine if a DSBOR event occurred during Deep Sleep mode by reading the DSBOR bit (DSCON<1>).
- 5. If application context data has been saved, read it back from the DSGPR0 and DSGPR1 registers.
- 6. Clear the RELEASE bit (DSCON<0>).

## 10.4.3 SAVING CONTEXT DATA WITH THE DSGPRx REGISTERS

As exiting Deep Sleep mode causes a POR, most Special Function Registers reset to their default POR values. In addition, because VCORE power is not supplied in Deep Sleep mode, information in data RAM may be lost when exiting this mode.

Applications which require critical data to be saved prior to Deep Sleep, may use the Deep Sleep General Purpose registers, DSGPR0 and DSGPR1, or data EEPROM (if available). Unlike other SFRs, the contents of these registers are preserved while the device is in Deep Sleep mode. After exiting Deep Sleep, software can restore the data by reading the registers and clearing the RELEASE bit (DSCON<0>).

Note: User software should enable the DSSWEN (CW4<8>) Configuration Fuse bit for saving critical data in the DSGPRx registers.

## 10.4.4 I/O PINS IN DEEP SLEEP MODES

During Deep Sleep, the general purpose I/O pins retain their previous states and the Secondary Oscillator (SOSC) will remain running, if enabled. Pins that are configured as inputs (TRISx bit set), prior to entry into Deep Sleep, remain high-impedance during Deep Sleep. Pins that are configured as outputs (TRISx bit clear), prior to entry into Deep Sleep, remain as output pins during Deep Sleep. While in this mode, they continue to drive the output level determined by their corresponding LATx bit at the time of entry into Deep Sleep.

Once the device wakes back up, all I/O pins continue to maintain their previous states, even after the device has finished the POR sequence and is executing application code again. Pins configured as inputs during Deep Sleep remain high-impedance and pins configured as outputs continue to drive their previous value. After waking up, the TRISx and LATx registers, and the SOSCEN bit (OSCCON<1>) are reset. If firmware modifies any of these bits or registers, the I/O will not immediately go to the newly configured states. Once the firmware clears the RELEASE bit (DSCON<0>), the I/O pins are "released". This causes the I/O pins to take the states configured by their respective TRISx and LATx bit values.

This means that keeping the SOSC running after waking up requires the SOSCEN bit to be set before clearing RELEASE.

If the Deep Sleep BOR (DSBOR) is enabled, and a DSBOR or a true POR event occurs during Deep Sleep, the I/O pins will be immediately released, similar to clearing the RELEASE bit. All previous state information will be lost, including the general purpose DSGPR0 and DSGPR1 contents.

### REGISTER 11-10: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	OCFBR5	OCFBR4	OCFBR3	OCFBR2	OCFBR1	OCFBR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	OCFAR5	OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	OCFBR<5:0>: Assign Output Compare Fault B (OCFB) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	OCFAR<5:0>: Assign Output Compare Fault A (OCFA) to Corresponding RPn or RPIn Pin bits

## REGISTER 11-11: RPINR17: PERIPHERAL PIN SELECT INPUT REGISTER 17

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	—		U3RXR<5:0>					
bit 15							bit 8	

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 U3RXR<5:0>: Assign UART3 Receive (U3RX) to Corresponding RPn or RPIn Pin bits

bit 7-0 Unimplemented: Read as '0'

## REGISTER 11-20: RPINR29: PERIPHERAL PIN SELECT INPUT REGISTER 29

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	—	—	—	—	—	—	—			
bit 15							bit 8			
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
_	_		SS3R<5:0>							
bit 7							bit 0			

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-6 Unimplemented: Read as '0'

bit 5-0 SS3R<5:0>: Assign SPI3 Slave Select Input (SS3IN) to Corresponding RPn or RPIn Pin bits

## REGISTER 11-21: RPINR30: PERIPHERAL PIN SELECT INPUT REGISTER 30

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
—	—		MDMIR<5:0>						
bit 7							bit 0		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0 MDMIR<5:0>: Assign TX Modulation Input (MDMI) to Corresponding RPn or RPIn Pin bits

## **REGISTER 12-1:** T1CON: TIMER1 CONTROL REGISTER<sup>(1)</sup> (CONTINUED)

- bit 2 **TSYNC:** Timer1 External Clock Input Synchronization Select bit  $\frac{When TCS = 1:}{1 = Synchronizes external clock input}$  0 = Does not synchronize external clock input  $\frac{When TCS = 0:}{This bit is ignored.}$
- bit 1 **TCS:** Timer1 Clock Source Select bit 1 = Extended clock selected by the TECS<1:0> bits 0 = Internal clock (Fosc/2)
- bit 0 Unimplemented: Read as '0'
- **Note 1:** Changing the value of T1CON while the timer is running (TON = 1) causes the timer prescale counter to reset and is not recommended.

## 15.0 OUTPUT COMPARE WITH DEDICATED TIMERS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Output Compare with Dedicated Timer" (DS70005159). The information in this data sheet supersedes the information in the FRM.

Devices in the PIC24FJ128GB204 family all feature six independent output compare modules. Each of these modules offers a wide range of configuration and operating options for generating pulse trains on internal device events, and can produce Pulse-Width Modulated (PWM) waveforms for driving power applications.

Key features of the output compare module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 31 user-selectable trigger/sync sources available
- Two separate Period registers (a main register, OCxR, and a secondary register, OCxRS) for greater flexibility in generating pulses of varying widths
- Configurable for single pulse or continuous pulse generation on an output event, or continuous PWM waveform generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter

## 15.1 General Operating Modes

### 15.1.1 SYNCHRONOUS AND TRIGGER MODES

When the output compare module operates in a Free-Running mode, the internal 16-bit counter, OCxTMR, runs counts up continuously, wrapping around from 0xFFFF to 0x0000 on each overflow. Its period is synchronized to the selected external clock source. Compare or PWM events are generated each time a match between the internal counter and one of the Period registers occurs.

In Synchronous mode, the module begins performing its compare or PWM operation as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the module's internal counter is reset. In Trigger mode, the module waits for a sync event from another internal module to occur before allowing the counter to run.

Free-Running mode is selected by default or any time that the SYNCSELx bits (OCxCON2<4:0>) are set to '00000'. Synchronous or Trigger modes are selected any time the SYNCSELx bits are set to any value except '00000'. The OCTRIG bit (OCxCON2<7>) selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSELx bits determine the sync/trigger source.

## 15.1.2 CASCADED (32-BIT) MODE

By default, each module operates independently with its own set of 16-bit Timer and Duty Cycle registers. To increase resolution, adjacent even and odd modules can be configured to function as a single 32-bit module. (For example, Modules 1 and 2 are paired, as are Modules 3 and 4, and so on.) The odd numbered module, Output Compare x (OCx), provides the Least Significant 16 bits of the 32-bit register pairs and the even numbered module, Output Compare y (OCy), provides the Most Significant 16 bits. Wrap arounds of the OCx registers cause an increment of their corresponding OCy registers.

Cascaded operation is configured in hardware by setting the OC32 bit (OCxCON2<8>) for both modules. For more information on cascading, refer to the *"dsPIC33/PIC24 Family Reference Manual"*, **"Output Compare with Dedicated Timer"** (DS70005159).

## 21.0 ENHANCED PARALLEL MASTER PORT (EPMP)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Enhanced Parallel Master Port (EPMP)" (DS39730). The information in this data sheet supersedes the information in the FRM.

The Enhanced Parallel Master Port (EPMP) module provides a parallel, 4-bit (Master mode only) and 8-bit (Master and Slave modes) data bus interface to communicate with off-chip modules, such as memories, FIFOs, LCD controllers and other microcontrollers. This module can serve as either the master or the slave on the communication bus.

For EPMP Master modes, all external addresses are mapped into the internal Extended Data Space (EDS). This is done by allocating a region of the EDS for each chip select and then assigning each chip select to a particular external resource, such as a memory or external controller. This region should not be assigned to another device resource, such as RAM or SFRs. To perform a write or read on an external resource, the CPU simply performs a write or read within the address range assigned for the EPMP. Key features of the EPMP module are:

- Extended Data Space (EDS) Interface allows Direct Access from the CPU
- Up to 10 Programmable Address Lines
- Up to 2 Chip Select Lines
- Up to 1 Acknowledgment Line (one per chip select)
- · 4-Bit and 8-Bit Wide Data Bus
- Programmable Strobe Options (per chip select)
  - Individual Read and Write Strobes or;
  - Read/Write Strobe with Enable Strobe
- Programmable Address/Data Multiplexing
- Programmable Address Wait States
- Programmable Data Wait States (per chip select)
- Programmable Polarity on Control Signals (per chip select)
- Legacy Parallel Slave Port (PSP) Support
- Enhanced Parallel Slave Port Support
  - Address Support
  - 4-Byte Deep Auto-Incrementing Buffer

## 21.1 Memory Addressable in Different Modes

The memory space addressable by the device depends on the address/data multiplexing selection; it varies from 1K to 2 MB. Refer to Table 21-1 for different Memory-Addressable modes.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
ACKM1	ACKM0	AMWAIT2	AMWAIT1	AMWAIT0	_	_	_
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DWAITB1	DWAITB0	DWAITM3	DWAITM2	DWAITM1	DWAITM0	DWAITE1	DWAITE0
bit 7							
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	x = Bit is unkn	own	
<ul> <li>bit 15-14 ACKM&lt;1:0&gt;: Chip Select x Acknowledge Mode bits</li> <li>11 = Reserved</li> <li>10 = PMACKx is used to determine when a read/write operation is complete</li> <li>01 = PMACKx is used to determine when a read/write operation is complete with time-out (If DWAITM&lt;3:0&gt; = 0000, the maximum time-out is 255 TcY or else it is DWAITM&lt;3:0&gt;</li> <li>00 = PMACKx is not used</li> </ul>					ut 3:0> cycles.)		
bit 13-11	AMWAIT<2:0	>: Chip Select	x Alternate Ma	ster Wait State	bits		
	111 = Wait of • • • • • • • • • • • • • • • • • • •	4 alternate m	aster cycles aster cycles				
bit 10-8	Unimplement	ted: Read as '	)'				
bit 7-6	DWAITB<1:0	>: Chip Select	x Data Setup E	Before Read/Wr	rite Strobe Wait	State bits	
	Dyval B<1:0>: Chip Select x Data Setup Before Read/Write Strobe Wait State bits         11 = Wait of 3¼ Tcy         10 = Wait of 2¼ Tcy         01 = Wait of 1¼ Tcy         00 = Wait of 1¼ Tcy						
bit 5-2	DWAITM<3:0	>: Chip Select	x Data Read/V	Vrite Strobe Wa	it State bits		
	For Write Ope	e <u>rations:</u> of 15½ Tcy					
	•						
	•	C 41/ T					
	0001 = Walt c	of 1/2 ICY					
	For Read Ope	erations:					
1111 = Wait of 153/4 Tcy							
	•						
	•						
	0001 = Wait o 0000 = Wait o	of 1¾ Tcy of ¾ Tcy					

## REGISTER 21-7: PMCSxMD: EPMP CHIP SELECT x MODE REGISTER

## 23.5.3 ENCRYPTING A SESSION KEY

Note:	ECB and CBC modes are restricted to						
	128-bit session keys only.						

- 1. If not already set, set the CRYON bit.
- 2. If not already programmed, program the SKEYEN bit to '1'.

Note:	Setting	SKEYEN	permanently	makes
	Key #1 a	available as	a Key Encrypt	tion Key
	only. It c	annot be us	ed for other en	cryption
	or decry	ption operat	tions after that.	

- 3. Set OPMOD<3:0> to '1110'.
- Configure the CPHRSEL, CPHRMOD<2:0> and KEYMOD<1:0> register bit fields as desired, set SKEYSEL to '0'.
- 5. Read the KEYFAIL status bit. If this bit is '1', an illegal configuration has been selected, and the encrypt operation will not be performed.
- Write the software generated session key into the CRYKEY register or generate a random key into the CRYKEY register. It is only necessary to write the lowest *n* bits of CRYKEY for a key length of *n*, as all unused key bits are ignored.
- Set the CRYGO bit. Poll the bit until it is cleared by hardware; alternatively, set the DONEIE bit (CRYCONL<11>) to generate an interrupt when the encryption is done.
- 8. Read the encrypted session key out of the appropriate CRYTXT register.
- 9. For total key lengths of more than 128 bits, set SKEYSEL to '1' and repeat Steps 6 and 7.
- 10. Set KEYSRC<3:0> to '0000' to use the session key to encrypt data.

## 23.5.4 RECEIVING A SESSION KEY

Note:	ECB and CBC modes are restricted to						
	128-bit session keys only.						

- 1. If not already set, set the CRYON bit.
- 2. If not already programmed, program the SKEYEN bit to '1'.
- Note: Setting SKEYEN permanently makes Key #1 available as a Key Encryption Key only. It cannot be used for other encryption or decryption operations after that. It also permanently disables the ability of software to decrypt the session key into the CRYTXTA register, thereby breaking programmatic security (i.e., software can read the unencrypted key).
- 3. Set OPMOD<3:0> to '1111'.
- Configure the CPHRSEL, CPHRMOD<2:0> and KEYMOD<1:0> register bit fields as desired, set SKEYSEL to '0'.
- 5. Read the KEYFAIL status bit. If this bit is '1', an illegal configuration has been selected and the encrypt operation will NOT be performed.
- 6. Write the encrypted session key received into the appropriate CRYTXT register.
- Set the CRYGO bit. Poll the bit until it is cleared by hardware; alternatively, set the DONEIE bit (CRYCONL<11>) to generate an interrupt when the process is done.
- 8. For total key lengths of more than 128 bits, set SKEYSEL to '1' and repeat Steps 6 and 7.
- 9. Set KEYSRC<3:0> to '0000' to use the newly generated session key to encrypt and decrypt data.

## REGISTER 25-7: ANCFG: A/D BAND GAP REFERENCE CONFIGURATION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	_	—	—	—	VBG2EN	VBGEN
bit 7 k						bit 0	
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			own

bit 15-2 Unimplemented: Read as '0'

bit 1 VBG2EN: A/D Input VBG/2 Enable bit

1 = Band Gap Voltage, divided by two reference (VBG/2), is enabled

0 = Band Gap Voltage, divided by two reference (VBG/2), is disabled

### bit 0 VBGEN: A/D Input VBG Enable bit

1 = Band Gap Voltage (VBG) reference is enabled

0 = Band Gap Voltage (VBG) reference is disabled

AC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 2.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	am 5. Symbol Characteristic		Min	Тур	Мах	Units	Conditions
SY10	TMCL	MCLR Pulse Width (Low)	2		—	μS	
SY12	TPOR	Power-on Reset Delay	—	2	—	μs	
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	Lesser of: (3 Tcy + 2) or 700	—	(3 TCY + 2)	μs	
SY25	TBOR	Brown-out Reset Pulse Width	1	—	—	μS	$VDD \leq VBOR$
SY45	TRST	Internal State Reset Time	—	50	—	μS	
SY70	Toswu	Deep Sleep Wake-up Time	_	200	—	μS	VCAP fully discharged before wake-up
SY71	Трм	Program Memory Wake-up Time	—	20	—	μS	Sleep wake-up with VREGS = 0
			_	1	—	μS	Sleep wake-up with VREGS = 1
SY72	Tlvr	Low-Voltage Regulator Wake-up Time	—	90	—	μS	Sleep wake-up with VREGS = 0
			—	70	—	μS	Sleep wake-up with VREGS = 1

### TABLE 33-25: RESET AND BROWN-OUT RESET REQUIREMENTS





## TABLE 33-31: SIMPLE OCx/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions
OC15	Tfd	Fault Input to PWM I/O Change	_	_	50	ns	
OC20	TFLT	Fault Input Pulse Width	50	_		ns	

**Note 1:** These parameters are characterized but not tested in manufacturing.

## 44-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1.0 mm Body [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-076C Sheet 1 of 2

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC<sup>32</sup> logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2013-2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63277-204-6

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.