

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, PMP/PSP, SmartCard, SPI, UART/USART
Peripherals	AES, Brown-out Detect/Reset, DMA, I ² S, HLVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 12x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8×8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj64gb204-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Pin Number/Grid Locator							
Pin Function	28-Pin SPDIP/SOIC/ SSOP	28-Pin QFN-S	44-Pin TQFP/QFN	I/O	Input Buffer	Description		
CTED1	2	27	19	Ι	ANA	CTMU External Edge Inputs.		
CTED2	3	28	20	Ι	ANA			
CTED3	16	13	43	Ι	ANA			
CTED4	18	15	1	Ι	ANA			
CTED5	25	22	14	Ι	ANA			
CTED6	26	23	15	Ι	ANA			
CTED7			5	Ι	ANA			
CTED8	7	4	24	Ι	ANA			
CTED9	22	19	9	Ι	ANA			
CTED10	17	14	44	Ι	ANA			
CTED11	21	18	8	Ι	ANA			
CTED12	5	2	22	Ι	ANA			
CTED13	6	3	23	Ι	ANA			
CTPLS	24	21	11	0		CTMU Pulse Output.		
CVREF	25	22	14	0	ANA	Comparator Voltage Reference Output.		
CVREF+	2	27	19	Ι	ANA	Comparator Voltage Reference (high) Input.		
CVREF-	3	28	20	Ι	ANA	Comparator Voltage Reference (low) Input.		
D+	21	18	8	I/O		USB Differential Plus Line (internal transceiver).		
D-	22	19	9	I/O		USB Differential Minus Line (internal transceiver).		
INT0	16	13	43	Ι	ST	External Interrupt Input 0.		
HLVDIN	4	1	21	Ι	ANA	High/Low-Voltage Detect Input.		
MCLR	1	26	18	I	ST	Master Clear (device Reset) Input. This line is brought low to cause a Reset.		
OSCI	9	6	30	Ι	ANA	Main Oscillator Input Connection.		
OSCO	10	7	31	0	—	Main Oscillator Output Connection.		
PGC1	5	2	22	I/O	ST	In-Circuit Debugger/Emulator/ICSP™		
PGC2	22	19	9	I/O	ST	Programming Clock.		
PGC3	3	28	20	I/O	ST			
PGD1	4	1	21	I/O	ST			
PGD2	21	18	8	I/O	ST			
PGD3	2	27	19	I/O	ST			
Legend: ST = S ANA = A	Schmitt Trigger	input		TTL O	= TTL co = Output	pmpatible input I = Input P = Power		

TABLE 1-3:	PIC24FJ128GB204 FAMILY PINOUT DESCRIPTION (CONTINUED)	

ANA = Analog input I^2C = ST with I^2C^{TM} or SMBus levels

= Output

	Pin Number/Grid Locator					
Pin Function	28-Pin SPDIP/SOIC/ SSOP	28-Pin QFN-S	44-Pin TQFP/QFN	I/O	Input Buffer	Description
RP0	4	1	21	I/O	ST	Remappable Peripheral (input or output).
RP1	5	2	22	I/O	ST	
RP2	6	3	23	I/O	ST	
RP3	7	4	24	I/O	ST	
RP5	2	27	19	I/O	ST	
RP6	3,15	28	20	I/O	ST	
RP7	16	13	43	I/O	ST	
RP8	17	14	44	I/O	ST	
RP9	18	15	1	I/O	ST	
RP10	21	18	8	I/O	ST	
RP11	22	19	9	I/O	ST	
RP13	24	21	11	I/O	ST	
RP14	25	22	14	I/O	ST	
RP15	26	23	15	I/O	ST	
RP16	—		25	I/O	ST	
RP17	—	—	26	I/O	ST	
RP18	—	—	27	I/O	ST	
RP19	—		36	I/O	ST	
RP20	_		37	I/O	ST	
RP21	_		38	I/O	ST	
RP22	—		2	I/O	ST	
RP23	—	—	3	I/O	ST	
RP24	—		4	I/O	ST	
RP25	—		5	I/O	ST	
RPI4	11	8	33	Ι	ST	Remappable Peripheral (input).
RTCC	25	22	14	0	_	Real-Time Clock Alarm/Seconds Pulse Output.
SCL1	17	14	44	I/O	I ² C	I2C1 Synchronous Serial Clock Input/Output.
SCL2	7	4	24	I/O	l ² C	I2C2 Synchronous Serial Clock Input/Output.
SCLKI	12	9	34	Ι	_	Secondary Oscillator Digital Clock Input.
SDA1	18	15	1	I/O	l ² C	I2C1 Data Input/Output.
SDA2	6	3	23	I/O	l ² C	I2C2 Data Input/Output.
SOSCI	11	8	33	Ι	ANA	Secondary Oscillator/Timer1 Clock Input.
SOSCO	12	9	34	0	ANA	Secondary Oscillator/Timer1 Clock Output.
Legend: ST = S ANA = A	Schmitt Trigger	input		TTL O	= TTL co = Output	P = Power

TABLE 1-3: PIC24FJ128GB204 FAMILY PINOUT DESCRIPTION (CONTINUED)

 $I^2C = ST$ with I^2C^{TM} or SMBus levels



6.6.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of Flash program memory at a time. To do this, it is necessary to erase the 8-row erase block containing the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 6-1):
 - a) Set the NVMOPx bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the block to be erased into the TBLPAG and W registers.
 - c) Write 55h to NVMKEY.
 - d) Write AAh to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 6-3).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOPx bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 55h to NVMKEY.
 - c) Write AAh to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat Steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 6-4.

EXAMPLE 6-1: ERASING A PROGRAM MEMORY BLOCK (ASSEMBLY LANGUAGE CODE)

;	Set up N	VMCON for block erase operation		
	MOV	#0x4042, W0	;	
	MOV	W0, NVMCON	;	Initialize NVMCON
;	Init poir	nter to row to be ERASED		
	MOV	<pre>#tblpage(PROG_ADDR), W0</pre>	;	
	MOV	W0, TBLPAG	;	Initialize Program Memory (PM) Page Boundary SFR
	MOV	<pre>#tbloffset(PROG_ADDR), W0</pre>	;	Initialize in-page EA<15:0> pointer
	TBLWTL	WO, [WO]	;	Set base address of erase block
	DISI	#5	;	Block all interrupts with priority <7
			;	for next 5 instructions
	MOV.B	#0x55, W0		
	MOV	W0, NVMKEY	;	Write the 0x55 key
	MOV.B	#0xAA, W1	;	
	MOV	W1, NVMKEY	;	Write the OxAA key
	BSET	NVMCON, #WR	;	Start the erase sequence
	NOP		;	Insert two NOPs after the erase
	NOP		;	command is asserted

7.1 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the FNOSCx bits in Flash Configuration Word 2 (CW2); see Table 7-2. The RCFGCAL and NVMCON registers are only affected by a POR.

7.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 7-3. Note that the Master Reset Signal, SYSRST, is released after the POR delay time expires.

The time at which the device actually begins to execute code will also depend on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The Fail-Safe Clock Monitor (FSCM) delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

7.3 Brown-out Reset (BOR)

PIC24FJ128GB204 family devices implement a BOR circuit that provides the user with several configuration and power-saving options. The BOR is controlled by the BOREN (CW3<12>) Configuration bit.

When BOR is enabled, any drop of VDD below the BOR threshold results in a device BOR. Threshold levels are described in **Section 33.1 "DC Characteristics"** (Parameter DC17A).

7.4 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 7-2. If clock switching is disabled, the system clock source is always selected according to the Oscillator Configuration bits. For more information, refer to the *"dsPIC33/PIC24 Family Reference Manual"*, **"Oscillator"** (DS39700).

TABLE 7-2: OSCILLATOR SELECTION vs. TYPE OF RESET (CLOCK SWITCHING ENABLED)

Reset Type	Clock Source Determinant	
POR	FNOSC<2:0> Configuration bits	
BOR	(CW2<10:8>)	
MCLR		
WDTO	COSC<2:0> Control Dits	
SWR		

		K/W-U					
UZIAIE	UZRAIE	INTZIE''	IDIE	141	004IE	OCSIE	DIVIAZIE bit 9
bit 10							bit 0
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	—	INT1IE ⁽¹⁾	CNIE	CMIE	MI2C1IE	SI2C1IE
bit 7							bit 0
r							
Legend:							
R = Reada	able bit	W = Writable I	Dit		nented bit, rea	d as '0'	
-n = value	at POR	"1" = Bit is set		$0^{\circ} = Bit is clea$	ared	x = Bit is unkn	own
hit 15		2T2 Transmitter	Interrunt Ena	hle hit			
bit 10	1 = Interrupt r	request is enabl	ed				
	0 = Interrupt r	request is not e	nabled				
bit 14	U2RXIE: UAF	RT2 Receiver In	terrupt Enable	e bit			
	1 = Interrupt r	request is enabl	ed				
hit 13	INT2IE: Exter	nal Interrunt 21	Tableu Enable hit ⁽¹⁾				
	1 = Interrupt r	request is enabl	ed				
	0 = Interrupt r	equest is not e	nabled				
bit 12	T5IE: Timer5	Interrupt Enabl	e bit				
	1 = Interrupt r	request is enabl	ed Dabled				
bit 11	T4IF: Timer4	Interrupt Enabl	e bit				
	1 = Interrupt r	request is enabl	ed				
	0 = Interrupt r	equest is not e	nabled				
bit 10	OC4IE: Outpu	ut Compare Cha	annel 4 Interru	ipt Enable bit			
	1 = Interrupt r	equest is enabl	ed habled				
bit 9	OC3IE: Outpu	ut Compare Cha	annel 3 Interru	ipt Enable bit			
	1 = Interrupt r	equest is enabl	ed				
	0 = Interrupt r	request is not e	nabled				
bit 8	DMA2IE: DM	A Channel 2 Ini	errupt Enable	bit			
	1 = Interrupt r 0 = Interrupt r	request is enabli request is not ei	ea nabled				
bit 7-5	Unimplemen	ted: Read as '0)'				
bit 4	INT1IE: Exter	nal Interrupt 1 I	Enable bit ⁽¹⁾				
	1 = Interrupt r	equest is enabl	ed				
	0 = Interrupt r	request is not e	nabled				
bit 3	CNIE: Input C	hange Notifica	tion Interrupt E	nable bit			
	0 = Interrupt r	request is enabling enabling enabling enabling enablished enablighted enabling enablighted	nabled				
bit 2	CMIE: Compa	arator Interrupt	Enable bit				
	1 = Interrupt r	equest is enabl	ed				
	0 = Interrupt r	request is not e	nabled				
Note 1:	If an external inte pin. For more info	rrupt is enabled ormation, see <mark>S</mark>	, the interrupt ection 11.4 "F	input must also Peripheral Pin	be configured Select (PPS)"	l to an available	RPn or RPIn

REGISTER 8-14: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

© 2013-2015 Microchip Technology Inc.

9.6 Oscillator Modes and USB Operation

Because of the timing requirements imposed by USB, an internal clock of 48 MHz is required at all times while the USB module is enabled and not in a suspended operating state. Since this is well beyond the maximum CPU clock speed, a method is provided to internally generate both the USB and system clocks from a single oscillator source. PIC24FJ128GB204 family devices use the same clock structure as most other PIC24FJ devices, but include a two-branch PLL system to generate the two clock signals.

The USB PLL block is shown in Figure 9-2. In this system, the input from the Primary Oscillator is divided down by a PLL prescaler to generate a 4 MHz output. This is used to drive an on-chip, 96 MHz PLL frequency multiplier to drive the two clock branches. One branch uses a fixed, divide-by-2 frequency divider to generate the 48 MHz USB clock. The other branch uses a fixed, divide-by-3 frequency divider and configurable PLL prescaler/divider to generate a range of system clock frequencies. The CPDIVx bits select the system clock speed. Available clock options are listed in Table 9-2.

The USB PLL prescaler does not automatically sense the incoming oscillator frequency. The user must manually configure the PLL divider to generate the required 4 MHz output using the PLLDIV<3:0> Configuration bits. This limits the choices for Primary Oscillator frequency to a total of 8 possibilities, as shown in Table 9-3.

TABLE 9-2: SYSTEM CLOCK OPTIONS DURING USB OPERATION

MCU Clock Division (CPDIV<1:0>)	Microcontroller Clock Frequency
None (00)	32 MHz
÷2(01)	16 MHz
÷4 (10) ⁽¹⁾	8 MHz
÷8 (11) ⁽¹⁾	4 MHz

Note 1: Not compatible with USB operation; the USB module must be disabled to use this system clock option.

TABLE 9-3: VALID PRIMARY OSCILLATOR CONFIGURATIONS FOR USB OPERATIONS

Input Oscillator Frequency	Clock Mode	PLL Division (PLLDIV<3:0>)
48 MHz	ECPLL	÷ 12 (0111)
32 MHz	ECPLL	÷8(0110)
24 MHz	HSPLL, ECPLL	÷6(0101)
20 MHz	HSPLL, ECPLL	÷5(0100)
16 MHz	HSPLL, ECPLL	÷4 (0011)
12 MHz	HSPLL, ECPLL	÷3(0010)
8 MHz	ECPLL, XTPLL, FRCPLL ⁽¹⁾	÷2 (0001)
4 MHz	ECPLL, XTPLL, FRCPLL ⁽¹⁾	÷1 (0000)

Note 1: Requires the use of the FRC self-tune feature to maintain the required clock accuracy.



FIGURE 9-2: USB PLL BLOCK

REGISTER 10-1: DSCON: DEEP SLEEP CONTROL REGISTER⁽¹⁾

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
DSEN	—	—	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	r-0	R/W-0	R/C-0, HS	
—	—	—	—	_	—	DSBOR ⁽²⁾	RELEASE	
bit 7							bit 0	
Legend:		C = Clearable	bit	U = Unimplem	nented bit, read	as '0'		
R = Readable	e bit	W = Writable	bit	HS = Hardware Settable bit r = Reserved bit				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15	bit 15 DSEN: Deep Sleep Enable bit							
	1 = Enters De	ep Sleep on ex	kecution of PWE	rsav #0				
	0 = Enters no	rmal Sleep on	execution of PI	WRSAV #0				
bit 14-3	Unimplemen	ted: Read as ')'					
bit 2	Reserved: M	aintain as '0'						
bit 1	DSBOR: Deep Sleep BOR Event bit ⁽²⁾							
	1 = The DSBOR was active and a BOR event was detected during Deep Sleep							
	0 = The DSBOR was not active, or was active, but did not detect a BOR event during Deep Sleep							
bit 0	RELEASE: I/	O Pin State Re	lease bit					
 1 = Upon waking from Deep Sleep, I/O pins maintain their states previous to the Deep Sleep entry 0 = Releases I/O pins from their state previous to Deep Sleep entry, and allows their respective TRISx and LATx bits to control their states 								

- **Note 1:** All register bits are reset only in the case of a POR event outside of Deep Sleep mode.
 - **2:** Unlike all other events, a Deep Sleep BOR event will NOT cause a wake-up from Deep Sleep; this re-arms the POR.

11.0 I/O PORTS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "I/O Ports with Peripheral Pin Select (PPS)" (DS39711). The information in this data sheet supersedes the information in the FRM.

All of the device pins (except VDD, VSS, MCLR and OSCI/CLKI) are shared between the peripherals and the Parallel I/O ports. All I/O input ports feature Schmitt Trigger (ST) inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports

A Parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected. When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/Os and one register associated with their operation as analog inputs. The Data Direction register (TRIS) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the Output Latch register (LAT), read the latch; writes to the latch, write the latch. Reads from the port (PORT), read the port pins; writes to the port pins, write the latch.

Any bit, and its associated data and control registers that are not valid for a particular device, will be disabled. That means the corresponding LATx and TRISx registers, and the port pin, will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is regarded as a dedicated port because there is no other competing source of inputs.





© 2013-2015 Microchip Technology Inc.

11.4.3.2 Output Mapping

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Each register contains two 6-bit fields, with each field being associated with one RPn pin (see Register 11-23 through Register 11-35). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 11-4).

Because of the mapping technique, the list of peripherals for output mapping also includes a null value of '000000'. This permits any given pin to remain disconnected from the output of any of the pin-selectable peripherals.

TARI E 11_4·	SELECTABLE OUTPUT SOURCES	(MAPS FUNCTION TO OUTPUT)
IADLE II-4.	SELECTABLE OUTFUT SOURCES	

Output Function Number ⁽¹⁾	Function	Output Name
0	NULL ⁽²⁾	Null
1	C1OUT	Comparator 1 Output
2	C2OUT	Comparator 2 Output
3	U1TX	UART1 Transmit
4	U1RTS ⁽³⁾	UART1 Request-to-Send
5	U2TX	UART2 Transmit
6	U2RTS ⁽³⁾	UART2 Request-to-Send
7	SDO1	SPI1 Data Output
8	SCK1OUT	SPI1 Clock Output
9	SS1OUT	SPI1 Slave Select Output
10	SDO2	SPI2 Data Output
11	SCK2OUT	SPI2 Clock Output
12	SS2OUT	SPI2 Slave Select Output
13	OC1	Output Compare 1
14	OC2	Output Compare 2
15	OC3	Output Compare 3
16	OC4	Output Compare 4
17	OC5	Output Compare 5
18	OC6	Output Compare 6
19	U3TX	UART3 Transmit
20	U3RTS	UART3 Request-to-Send
21	U4TX	UART4 Transmit
22	U4RTS ⁽³⁾	UART4 Request-to-Send
23	SDO3	SPI3 Data Output
24	SCK3OUT	SPI3 Clock Output
25	SS3OUT	SPI3 Slave Select Output
26	C3OUT	Comparator 3 Output
27	MDOUT	DSM Modulator Output

Note 1: Setting the RPORx register with the listed value assigns that output function to the associated RPn pin.

2: The NULL function is assigned to all RPn outputs at device Reset and disables the RPn output function.

3: IrDA[®] BCLK functionality uses this output.

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 2 **TSYNC:** Timer1 External Clock Input Synchronization Select bit $\frac{When TCS = 1:}{1 = Synchronizes external clock input}$ 0 = Does not synchronize external clock input $\frac{When TCS = 0:}{This bit is ignored.}$
- bit 1 **TCS:** Timer1 Clock Source Select bit 1 = Extended clock selected by the TECS<1:0> bits 0 = Internal clock (Fosc/2)
- bit 0 Unimplemented: Read as '0'
- **Note 1:** Changing the value of T1CON while the timer is running (TON = 1) causes the timer prescale counter to reset and is not recommended.

REGISTER 13-1: TxCON: TIMER2 AND TIMER4 CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 3 **T32:** 32-Bit Timer Mode Select bit⁽³⁾
 - 1 = Timerx and Timery form a single 32-bit timer
 - 0 = Timerx and Timery act as two 16-bit timers
 - In 32-bit mode, T3CON control bits do not affect 32-bit timer operation.
- bit 2 Unimplemented: Read as '0'
- bit 1 **TCS:** Timerx Clock Source Select bit⁽²⁾
 - 1 = Timer source is selected by TECS<1:0>0 = Internal clock (Fosc/2)
- bit 0 Unimplemented: Read as '0'
- **Note 1:** Changing the value of TxCON while the timer is running (TON = 1) causes the timer prescale counter to reset and is not recommended.
 - 2: If TCS = 1 and TECS<1:0> = x1, the selected external timer input (TMRCK or TxCK) must be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
 - **3:** In T4CON, the T45 bit is implemented instead of T32 to select 32-bit mode. In 32-bit mode, the T3CON or T5CON control bits do not affect 32-bit timer operation.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
TON ⁽²⁾	_	TSIDL ⁽²⁾		_	—	TECS1 ^(2,3)	TECS0 ^(2,3)
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
	TGATE ⁽²⁾	TCKPS1 ⁽²⁾	TCKPS0 ⁽²⁾	—		TCS ^(2,3)	—
bit 7							bit 0
Legend:			•				
R = Read	able bit	VV = VVritable I	Dit		nented bit, rea	d as '0'	
-n = value	e at POR	"1" = Bit is set		$0^{\circ} = Bit is clear$	ared	x = Bit is unkr	iown
hit 1E		On hit(2)					
DIL 15	1 = Starts 16	bit Timery					
	0 = Stops 16-	bit Timery					
bit 14	Unimplemen	ted: Read as '0)'				
bit 13	TSIDL: Timer	y Stop in Idle N	lode bit ⁽²⁾				
	1 = Discontin	ues module ope	eration when d	evice enters Id	le mode		
	0 = Continues	s module opera	tion in Idle mo	de			
bit 12-10	Unimplemen	ted: Read as ')' 	.		TOO (2.3)	
bit 9-8	TECS<1:0>:	Timery Extende	ed Clock Sourc	e Select bits (s	selected when	$TCS = 1)^{(2,3)}$	
	11 = Generic 10 = I PRC O	Timer (TMRCK	.) external inpu	It			
	01 = TxCK ex	ternal clock inp	out				
	00 = SOSC						
bit 7	Unimplemen	ted: Read as '0)'				
bit 6	TGATE: Time	ery Gated Time	Accumulation	Enable bit ⁽²⁾			
	When TCS =	<u>1:</u>					
	When TCS =						
	1 = Gated tin	ne accumulatio	n is enabled				
	0 = Gated tin	ne accumulatio	n is disabled				
bit 5-4	TCKPS<1:0>	: Timery Input (Clock Prescale	e Select bits ⁽²⁾			
	11 = 1:256						
	10 = 1.64 01 = 1:8						
	00 = 1:1						
bit 3-2	Unimplemen	ted: Read as 'o)'				
bit 1	TCS: Timery	Clock Source S	elect bit ^(2,3)				
	1 = External o 0 = Internal c	clock from pin, ⁻ lock (Fosc/2)	TyCK (on the ri	ising edge)			
bit 0	Unimplemen	ted: Read as ')'				
Note 1:	Changing the valu	ue of TyCON wh	ile the timer is	running (TON :	= 1) causes the	e timer prescale	counter to
2:	When 32-bit oper	ation is enabled	d (T2CON<3>	or T4CON<3>	= 1), these bit	s have no effect	on Timery
3:	If TCS = 1 and TF	ECS<1:0> = x1	. the selected	external timer i	nput (TvCK) m	ust be configure	ed to an
	available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".						

14.0 INPUT CAPTURE WITH DEDICATED TIMERS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Input Capture with Dedicated Timer" (DS39722). The information in this data sheet supersedes the information in the FRM.

Devices in the PIC24FJ128GB204 family contain six independent input capture modules. Each of the modules offers a wide range of configuration and operating options for capturing external pulse events and generating interrupts.

Key features of the input capture module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 30 user-selectable sync/trigger sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- Up to 6 clock sources available for each module, driving a separate, internal 16-bit counter

The module is controlled through two registers: ICxCON1 (Register 14-1) and ICxCON2 (Register 14-2). A general block diagram of the module is shown in Figure 14-1.

14.1 General Operating Modes

14.1.1 SYNCHRONOUS AND TRIGGER MODES

When the input capture module operates in a Free-Running mode, the internal 16-bit counter, ICxTMR, counts up continuously, wrapping around from FFFFh to 0000h on each overflow. Its period is synchronized to the selected external clock source. When a capture event occurs, the current 16-bit value of the internal counter is written to the FIFO buffer.

In Synchronous mode, the module begins capturing events on the ICx pin as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the internal counter is reset. In Trigger mode, the module waits for a sync event from another internal module to occur before allowing the internal counter to run.

Standard, free-running operation is selected by setting the SYNCSELx bits (ICxCON2<4:0>) to '00000' and clearing the ICTRIG bit (ICxCON2<7>). Synchronous and Trigger modes are selected any time the SYNCSELx bits are set to any value except '00000'. The ICTRIG bit selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSELx bits determine the sync/trigger source.

When the SYNCSELx bits are set to '00000' and ICTRIG is set, the module operates in Software Trigger mode. In this case, capture operations are started by manually setting the TRIGSTAT bit (ICxCON2<6>).

FIGURE 14-1: INPUT CAPTURE x BLOCK DIAGRAM



REGISTER 16-2: SPIxCON1H: SPIx CONTROL REGISTER 1 HIGH (CONTINUED)

bit 6	FRMSYNC: Frame Sync Pulse Direction Control bit
	1 = Frame Sync pulse input (slave)
	0 = Frame Sync pulse output (master)
bit 5	FRMPOL: Frame Sync/Slave Select Polarity bit
	 1 = Frame Sync pulse/slave select is active-high 0 = Frame Sync pulse/slave select is active-low
bit 4	MSSEN: Master Mode Slave Select Enable bit
	 SPIx slave select support is enabled with polarity determined by FRMPOL (SSx pin is automatically driven during transmission in Master mode)
	0 = SPIx slave select support is disabled (SSx pin will be controlled by port I/O)
bit 3	FRMSYPW: Frame Sync Pulse-Width bit
	 1 = Frame Sync pulse is one serial word length wide (as defined by MODE<32,16>/WLENGTH<4:0>) 0 = Frame Sync pulse is one clock (SCK) wide
bit 2-0	FRMCNT<2:0>: Frame Sync Pulse Counter bits
	Controls the number of serial words transmitted per Sync pulse.
	111 = Reserved
	110 = Reserved
	101 = Generates a Frame Sync pulse on every 32 serial words
	100 = Generates a Frame Sync pulse on every 16 serial words
	011 = Generates a Frame Sync pulse on every 8 serial words
	010 = Generates a Frame Sync pulse on every 4 serial words

- 001 = Generates a Frame Sync pulse on every 2 serial words (value used by audio protocols)
- 000 = Generates a Frame Sync pulse on each serial word
- **Note 1:** AUDEN can only be written when the SPIEN bit = 0.
 - 2: AUDMONO can only be written when the SPIEN bit = 0 and is only valid for AUDEN = 1.
 - **3:** URDTEN is only valid when IGNTUR = 1.
 - **4:** AUDMOD<1:0> can only be written when the SPIEN bit = 0 and are only valid when AUDEN = 1. When NOT in PCM/DSP mode, this module functions as if FRMSYPW = 1, regardless of its actual value.

REGISTER 19-1: BDnSTAT: BUFFER DESCRIPTOR n STATUS REGISTER PROTOTYPE, USB MODE (BD0STAT THROUGH BD63STAT)

R/W-x	R/W-x	R/W-x, HSC						
UOWN	DTS	PID3	PID2	PID1	PID0	BC9	BC8	
bit 15 bit 8								

R/W-x, HSC	R/W-x, HSC	R/W-x, HSC	R/W-x, HSC	R/W-x, HSC	R/W-x, HSC	R/W-x, HSC	R/W-x, HSC	
BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	
bit 7 bit 0								

Legend:	HSC = Hardware Settable/Clearable bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15	UOWN: USB Own bit
	1 = The USB module owns the BD and its corresponding buffer; the CPU must not modify the BD or the buffer
bit 14	DTS: Data Toggle Packet bit
	1 = Data 1 packet
	0 = Data 0 packet
bit 13-10	PID<3:0>: Packet Identifier bits (written by the USB module)
	In Device Mode:
	Represents the PID of the received token during the last transfer.
	In Host Mode:
	Represents the last returned PID or the transfer status indicator.
bit 9-0	BC<9:0>: Byte Count bits
	This represents the number of bytes to be transmitted or the maximum number of bytes to be received during a transfer. Upon completion, the byte count is updated by the USB module with the actual number of bytes transmitted or received.

REGISTER 19-15: U1OTGIE: USB OTG INTERRUPT ENABLE REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15 bit								

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	—	VBUSVDIE
bit 7							bit 0

Legend:									
R = Readable	e bit	W = Writable bit	U = Unimplemented bit,	read as '0'					
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 15-8	Unimplemen	ted: Read as '0'							
bit 7	IDIE: ID Interrupt Enable bit								
	1 = Interrupt i	s enabled							
		s disabled							
bit 6	T1MSECIE: 1	Millisecond Timer Interrupt	Enable bit						
	1 = Interrupt is	s enabled							
bit 5		s uisableu ine State Stable Interrunt Er	able hit						
Sit 0	1 = Interrunt i	s enabled							
	0 = Interrupt is	s disabled							
bit 4	ACTVIE: Bus	Activity Interrupt Enable bit	:						
	1 = Interrupt i	s enabled							
	0 = Interrupt i	s disabled							
bit 3	SESVDIE: Se	ession Valid Interrupt Enable	e bit						
	1 = Interrupt i	s enabled							
	0 = Interrupt is	s disabled							
bit 2	SESENDIE: E	3-Device Session End Inter	rupt Enable bit						
	1 = Interrupt is	s enabled							
bit 1									
		Leu. Reau as 0	at Enchla hit						
DILU		A-Device VBUS valid Interru	pi Enable dit						
	$\perp = \text{Interrupt is}$	s enabled							

24.1.3 DATA SHIFT DIRECTION

The LENDIAN bit (CRCCON1<3>) is used to control the shift direction. By default, the CRC will shift data through the engine, MSb first. Setting LENDIAN (= 1) causes the CRC to shift data, LSb first. This setting allows better integration with various communication schemes and removes the overhead of reversing the bit order in software. Note that this only changes the direction the data is shifted into the engine. The result of the CRC calculation will still be a normal CRC result, not a reverse CRC result.

24.1.4 INTERRUPT OPERATION

The module generates an interrupt that is configurable by the user for either of two conditions.

If CRCISEL is '0', an interrupt is generated when the VWORD<4:0> bits make a transition from a value of '1' to '0'. If CRCISEL is '1', an interrupt will be generated after the CRC operation finishes and the module sets the CRCGO bit to '0'. Manually setting CRCGO to '0' will not generate an interrupt. Note that when an interrupt occurs, the CRC calculation would not yet be complete. The module will still need (PLEN + 1)/2 clock cycles, after the interrupt is generated, until the CRC calculation is finished.

24.1.5 TYPICAL OPERATION

To use the module for a typical CRC calculation:

- 1. Set the CRCEN bit to enable the module.
- Configure the module for desired operation:

 a) Program the desired polynomial using the CRCXORL and CRCXORH registers, and the PLEN<4:0> bits.

b) Configure the data width and shift direction using the DWIDTHx and LENDIAN bits.c) Select the desired Interrupt mode using the

CRCISEL bit.

 Preload the FIFO by writing to the CRCDATL and CRCDATH registers until the CRCFUL bit is set or no data is left.

- Clear old results by writing 00h to CRCWDATL and CRCWDATH. The CRCWDAT registers can also be left unchanged to resume a previously halted calculation.
- 5. Set the CRCGO bit to start calculation.
- 6. Write remaining data into the FIFO as space becomes available.
- When the calculation completes, CRCGO is automatically cleared. An interrupt will be generated if CRCISEL = 1.
- 8. Read CRCWDATL and CRCWDATH for the result of the calculation.

There are eight registers used to control programmable CRC operation:

- CRCCON1
- CRCCON2
- CRCXORL
- CRCXORH
- CRCDATL
- CRCDATH
- CRCWDATL
- CRCWDATH

The CRCCON1 and CRCCON2 registers (Register 24-1 and Register 24-2) control the operation of the module and configure the various settings.

The CRCXORL/H registers (Register 24-3 and Register 24-4) select the polynomial terms to be used in the CRC equation. The CRCDAT and CRCWDAT registers are each register pairs that serve as buffers for the double-word input data and CRC processed output, respectively.

FIGURE 33-3: EXTERNAL CLOCK TIMING



TABLE 33-20: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
OS10	Fosc External CLKI Frequency (External clocks allowed only in EC mode)		DC 4	_	32 48	MHz MHz	EC ECPLL (Note 2)
		Oscillator Frequency	3.5 4 10 12 31		10 8 32 32 33	MHz MHz MHz MHz kHz	XT XTPLL HS HSPLL SOSC
OS20	Tosc	Tosc = 1/Fosc	—	—	—	_	See Parameter OS10 for Fosc value
OS25	Тсү	Instruction Cycle Time ⁽³⁾	62.5	—	DC	ns	
OS30	TosL, TosH	External Clock in (OSCI) High or Low Time	0.45 x Tosc	_		ns	EC
OS31	TosR, TosF	External Clock in (OSCI) Rise or Fall Time	—	—	20	ns	EC
OS40	TckR	CLKO Rise Time ⁽⁴⁾	—	6	10	ns	
OS41	TckF	CLKO Fall Time ⁽⁴⁾	_	6	10	ns	

Note 1: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Represents input to the system clock prescaler. PLL dividers and postscalers must still be configured so that the system clock frequency does not exceed the maximum frequency shown in Figure 33-1.

- 3: Instruction cycle period (TCY) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type, under standard operating conditions, with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSCI/CLKI pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.
- 4: Measurements are taken in EC mode. The CLKO signal is measured on the OSCO pin. CLKO is low for the Q1-Q2 period (1/2 TCY) and high for the Q3-Q4 period (1/2 TCY).

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	MILLIMETERS					
Dimension	Limits	MIN	NOM	MAX		
Number of Pins	N		28			
Pitch	е		1.27 BSC			
Overall Height	A	-	-	2.65		
Molded Package Thickness	A2	2.05	-	-		
Standoff §	A1	0.10	-	0.30		
Overall Width	E		10.30 BSC			
Molded Package Width	E1	7.50 BSC				
Overall Length	D	17.90 BSC				
Chamfer (Optional)	h	0.25	-	0.75		
Foot Length	L	0.40	-	1.27		
Footprint	L1	1.40 REF				
Lead Angle	Θ	0°	-	-		
Foot Angle	φ	0°	-	8°		
Lead Thickness	С	0.18	-	0.33		
Lead Width	b	0.31	-	0.51		
Mold Draft Angle Top	α	5°	-	15°		
Mold Draft Angle Bottom	β	5°	-	15°		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2