

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP/PSP, SmartCard, SPI, UART/USART
Peripherals	AES, Brown-out Detect/Reset, DMA, I <sup>2</sup> S, HLVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 12x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj64gb204t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Pin Diagrams (Continued)**



# TABLE 4-22: USB OTG REGISTER MAP (CONTINUED)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1EP4	0432	_	_	_		-			_	_			EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP5	0434			-			_			—			EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP6	0436	_	_	_	-	-		_	_	—	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP7	0438						_			—			EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP8	043A			-			_			—			EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP9	043C	_	_	_	-	-		_	_	—	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP10	043E						_			—			EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP11	0440	-		Ι	_	_	—			—	_		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP12	0442	—	_	Ι	—	_	_	—	_	_	—	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP13	0444						_			—			EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP14	0446	_	_	_	_	_	_	_	_	_		_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP15	0448	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Alternate register or bit definitions when the module is operating in Host mode.

2: These registers are available in Host mode only.

### TABLE 4-23: ENHANCED PARALLEL MASTER/SLAVE PORT REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMCON1	0128	PMPEN	—	PSIDL	ADRMUX1	ADRMUX0	—	MODE1	MODE0	CSF1	CSF0	ALP	ALMODE	—	BUSKEEP	IRQM1	IRQM0	0000
PMCON2	012A	PMPBUSY	—	ERROR	TIMEOUT	—	—	—	_	RADDR23	RADDR22	RADDR21	RADDR20	RADDR19	RADDR18	RADDR17	RADDR16	0000
PMCON3	012C	PTWREN	PTRDEN	PTBE1EN	PTBE0EN	—	AWAITM1	AWAITM0	AWAITE	_	_	_	_	_	—	—	_	0000
PMCON4	012E	_	- PTEN14								PTEN	<9:0>					0000	
PMCS1CF	0130	CSDIS	CSP	CSPTEN	BEP	_	WRSP	RDSP	SM	ACKP	PTSZ1	PTSZ0	_	_	_	_	_	0000
PMCS1BS	0132	BASE<23:15>								_	_	_	BASE11	_	_	_	0200	
PMCS1MD	0134	ACKM1	ACKM0	AMWAIT2	AMWAIT1	AMWAIT0	_	_	_	DWAITB1	DWAITB0	DWAITM3	DWAITM2	DWAITM1	DWAITM0	DWAITE1	DWAITE0	0000
PMCS2CF	0136	CSDIS	CSP	CSPTEN	BEP	_	WRSP	RDSP	SM	ACKP	PTSZ1	PTSZ0	_	_	_	_	_	0000
PMCS2BS	0138				E	BASE<23:15	>				_	_	_	BASE11	_	_	_	0600
PMCS2MD	013A	ACKM1	ACKM0	AMWAIT2	AMWAIT1	AMWAIT0	—	—	—	DWAITB1	DWAITB0	DWAITM3	DWAITM2	DWAITM1	DWAITM0	DWAITE1	DWAITE0	0000
PMDOUT1	013C			EPN	IP Data Out	Register 1<1	5:8>					EPN	/IP Data Out	Register 1<	:7:0>			XXXX
PMDOUT2	013E			EPN	IP Data Out	Register 2<1	5:8>					EPN	/IP Data Out	Register 2<	:7:0>			XXXX
PMDIN1	0140		EPMP Data In Register 1<15:8>								EP	MP Data In	Register 1<7	7:0>			XXXX	
PMDIN2	0142		EPMP Data In Register 2<15:8>									EP	MP Data In	Register 2<7	7:0>			XXXX
PMSTAT	0144	IBF	IBOV	_	—	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	_	—	OB3E	OB2E	OB1E	OB0E	008F

Legend: — = unimplemented, read as '0'; x = unknown value on Reset. Reset values are shown in hexadecimal.

DS30005009C-page 55

# 5.1.6 CHANNEL PRIORITY

Each DMA channel functions independently of the others, but also competes with the others for access to the data and DMA buses. When access collisions occur, the DMA Controller arbitrates between the channels using a user-selectable priority scheme. Two schemes are available:

- Round Robin: When two or more channels collide, the lower numbered channel receives priority on the first collision. On subsequent collisions, the higher numbered channels each receive priority based on their channel number.
- Fixed Priority: When two or more channels collide, the lowest numbered channel always receives priority, regardless of past history.

# 5.2 Typical Setup

To set up a DMA channel for a basic data transfer:

- Enable the DMA Controller (DMAEN = 1) and select an appropriate channel priority scheme by setting or clearing PRSSEL.
- 2. Program DMAH and DMAL with appropriate upper and lower address boundaries for data RAM operations.
- 3. Select the DMA channel to be used and disable its operation (CHEN = 0).
- Program the appropriate source and destination addresses for the transaction into the channel's DMASRCn and DMADSTn registers. For PIA Addressing mode, use the base address value.
- 5. Program the DMACNTn register for the number of triggers per transfer (One-Shot or Continuous modes) or the number of words (bytes) to be transferred (Repeated modes).
- 6. Set or clear the SIZE bit to select the data size.
- 7. Program the TRMODEx bits to select the Data Transfer mode.
- 8. Program the SAMODEx and DAMODEx bits to select the addressing mode.
- 9. Enable the DMA channel by setting CHEN.
- 10. Enable the trigger source interrupt.

# 5.3 Peripheral Module Disable

Unlike other peripheral modules, the channels of the DMA Controller cannot be individually powered down using the Peripheral Module Disable x (PMDx) registers. Instead, the channels are controlled as two groups. The DMA0MD bit (PMD7<4>) selectively controls DMACH0 through DMACH3. The DMA1MD bit (PMD7<5>) controls DMACH4 and DMACH5. Setting both bits effectively disables the DMA Controller.

# 5.4 Registers

The DMA Controller uses a number of registers to control its operation. The number of registers depends on the number of channels implemented for a particular device.

There are always four module-level registers (one control and three buffer/address):

- DMACON: DMA Control Register (Register 5-1)
- DMAH and DMAL: DMA High and Low Address Limit Registers
- DMABUF: DMA Transfer Data Buffer

Each of the DMA channels implements five registers (two control and three buffer/address):

- DMACHn: DMA Channel n Control Register (Register 5-2)
- DMAINTn: DMA Channel n Interrupt Control Register (Register 5-3)
- DMASRCn: DMA Channel Source Address Pointer for Channel n Register
- DMADSTn: DMA Destination Address for Channel n Register
- DMACNTn: DMA Transaction Count for Channel n Register

For PIC24FJ128GB204 family devices, there are a total of 34 registers.

# 6.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"dsPIC33/PIC24 Family Reference Manual"*, **"Program Memory"** (DS39715). The information in this data sheet supersedes the information in the FRM.

The PIC24FJ128GB204 family of devices contains internal Flash program memory for storing and executing application code. The program memory is readable, writable and erasable. The Flash memory can be programmed in four ways:

- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)
- Run-Time Self-Programming (RTSP)
- JTAG
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)

ICSP allows a PIC24FJ128GB204 family device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (named PGECx and PGEDx, respectively), and three other lines for power (VDD), ground (Vss) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user may write program memory data in blocks of 64 instructions (192 bytes) at a time and erase program memory in blocks of 512 instructions (1536 bytes) at a time.

# 6.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the Table Read and Table Write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a W register, specified in the table instruction, as shown in Figure 6-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 6-1: ADDRESSING FOR TABLE REGISTERS



### REGISTER 8-24: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0	
			—		DMA1IP2	DMA1IP1	DMA1IP0	
bit 15							bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
	AD1IP2	AD1IP1	AD1IP0	—	U1TXIP2	U1TXIP1	U1TXIP0	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable I	oit	U = Unimplem	iented bit, read			
-n = Value at POR '1' = Bit is set '0' = Bit is cleared					ared	x = Bit is unkr	iown	
6:4 <i>4 7</i> 4 4		ted. Deed on (	<b>,</b>					
DIT 15-11		ted: Read as (	)	wiewiter bite				
DIL TU-0		111 = Interrupt is Priority 7 (highest priority interrupt)						
	•							
	•							
	•							
	001 = Interru	pt is Priority 1 pt source is disa	abled					
bit 7	Unimplemen	ted: Read as 'd	)'					
bit 6-4	AD1IP<2:0>:	ADC1 Interrup	t Priority bits					
	111 = Interru	pt is Priority 7 (I	nighest priority	interrupt)				
	•							
	•							
	001 = Interru	pt is Priority 1						
	000 = Interru	pt source is disa	abled					
bit 3	Unimplemen	ted: Read as '	)'					
bit 2-0	U1TXIP<2:0>	: UART1 Trans	mitter Interrup	t Priority bits				
	111 = Interrupt is Priority 7 (highest priority interrupt)							
	•							
	001 = Interru	pt is Priority 1						
	000 = Interru	pt source is disa	adied					

### **REGISTER 9-1:** OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 7	CLKLOCK: Clock Selection Lock Enable bit
	If FSCM is enabled (FCKSM1 = 1):
	1 = Clock and PLL selections are locked
	0 = Clock and PLL selections are not locked and may be modified by setting the OSWEN bit
	If FSCM is disabled (FCKSM1 = 0):
	Clock and PLL selections are never locked and may be modified by setting the OSWEN bit.
bit 6	IOLOCK: I/O Lock Enable bit <sup>(2)</sup>
	1 = I/O lock is active
	0 = I/O lock is not active
bit 5	LOCK: PLL Lock Status bit <sup>(3)</sup>
	1 = PLL module is in lock or PLL module start-up timer is satisfied
	0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled
bit 4	Unimplemented: Read as '0'
bit 3	CF: Clock Fail Detect bit
	1 = FSCM has detected a clock failure
	0 = No clock failure has been detected
bit 2	POSCEN: Primary Oscillator (POSC) Sleep Enable bit
	1 = Primary Oscillator continues to operate during Sleep mode
	0 = Primary Oscillator is disabled during Sleep mode
bit 1	SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit
	1 = Enables Secondary Oscillator
	0 = Disables Secondary Oscillator
bit 0	OSWEN: Oscillator Switch Enable bit
	1 = Initiates an oscillator switch to a clock source specified by the NOSC<2:0> bits
	0 = Oscillator switch is complete
Noto 1:	Reset values for these hits are determined by the ENOSCy Configuration hits

- Reset values for these bits are determined by the FNOSCX Configuration bits.
   The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In
  - addition, if the IOL1WAY Configuration bit is '1', once the IOLOCK bit is set, it cannot be cleared.
  - **3:** This bit also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.



### FIGURE 15-1: OUTPUT COMPARE x BLOCK DIAGRAM (16-BIT MODE)

# 15.2 Compare Operations

In Compare mode (Figure 15-1), the output compare module can be configured for single-shot or continuous pulse generation. It can also repeatedly toggle an output pin on each timer event.

To set up the module for compare operations:

- 1. Configure the OCx output for one of the available Peripheral Pin Select pins.
- Calculate the required values for the OCxR and (for Double Compare modes) OCxRS Duty Cycle registers:
  - a) Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
  - b) Calculate the time to the rising edge of the output pulse relative to the timer start value (0000h).
  - c) Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.

- 3. Write the rising edge value to OCxR and the falling edge value to OCxRS.
- 4. Set the Timer Period register, PRy, to a value equal to or greater than the value in OCxRS.
- 5. Set the OCM<2:0> bits for the appropriate compare operation ('0xx').
- For Trigger mode operations, set OCTRIG to enable Trigger mode. Set or clear TRIGMODE to configure trigger operation and TRIGSTAT to select a hardware or software trigger. For Synchronous mode, clear OCTRIG.
- Set the SYNCSEL<4:0> bits to configure the trigger or synchronization source. If free-running timer operation is required, set the SYNCSELx bits to '00000' (no sync/trigger source).
- Select the time base source with the OCTSEL<2:0> bits. If necessary, set the TON bit for the selected timer, which enables the compare time base to count. Synchronous mode operation starts as soon as the time base is enabled; Trigger mode operation starts after a trigger source event occurs.

### REGISTER 16-2: SPIxCON1H: SPIx CONTROL REGISTER 1 HIGH

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AUDEN <sup>(1</sup>	<sup>1)</sup> SPISGNEXT	IGNROV	IGNTUR	AUDMONO <sup>(2)</sup>	URDTEN <sup>(3)</sup>	AUDMOD1 <sup>(4)</sup>	AUDMOD0 <sup>(4)</sup>
bit 15		•			•		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	FRMCNT2	FRMCNT1	FRMCNT0
bit 7		•		•	•		bit 0
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	nown
							-
bit 15	AUDEN: Aud	io Codec Supp	ort Enable bit	1)			
bit 10	1 = Audio pro	otocol is enable	d MSTEN cor	ntrols the directio	n of both SCK	and Frame (a	kalRC) and
	this modu	le functions as	if FRMEN = 1	, FRMSYNC = $N$	ISTEN, FRMC	NT<2:0> = 001	and SMP = $0$ ,
	regardles	s of their actua	l values				
	0 = Audio pro	otocol is disable	ed				
bit 14	SPISGNEXT:	SPIx Sign-Exte	end RX FIFO	Read Data Enab	le bit		
	1 = Data from	RX FIFO is sig	n-extended	1			
	0 = Data from		t sign-extende	ed			
bit 13	IGNROV: Ign	ore Receive Ov	verflow bit				
	1 = A Receiv	e Overflow (RC ceive data	DV) IS NOT a	critical error; duri	ing ROV, data	In the FIFO is i	not overwritten
	0 = A ROV is	a critical error	that stops SP	l operation			
bit 12	IGNTUR: land	ore Transmit Ur	nderrun bit	•			
	1 = A Transn	nit Underrun (T	UR) is NOT a	a critical error and	d data indicate	d by URDTEN	is transmitted
	until the S	SPIxTXB is not	empty			2	
	0 = A TUR is	a critical error	that stops SP	I operation			
bit 11	AUDMONO:	Audio Data For	mat Transmit	bit <sup>(2)</sup>			
	1 = Audio dat	a is mono (i.e.,	each data wo	rd is transmitted	on both left ar	id right channe	ls)
1.11.4.0		a is stereo		1. · · (3)			
DIT 10		ansmit Underru	n Data Enable		non one;t I la don		litione
	1 = Transmits 0 = Transmits	the last receive	ed data during	n Transmit Under	run conditions		IIIIONS
hit 9-8			ocol Mode Sel	lection hits $^{(4)}$			
	11 = PCM/DS	P mode					
	10 = Right Ju	stified mode: T	his module fu	nctions as if SPI	E = 1, regard	ess of its actua	al value
	01 = Left Just	ified mode: Thi	s module fund	ctions as if SPIFE	$\Xi = 1$ , regardle	ss of its actual	value
	$00 = I^2S \mod$	e: This module	functions as i	f SPIFE = 0, reg	ardless of its a	ctual value	
bit 7	FRMEN: Fran	ned SPIx Supp	ort bit				
	1 = Framed S	Plx support is e	enabled (SSx	pin is used as th	e FSYNC inpu	t/output)	
	0 = ramed S	Fix support is (	usabled				
Note 1:	AUDEN can only	be written whe	en the SPIEN	bit = 0.			
2:	AUDMONO can	only be written	when the SPI	EN bit = 0 and is	only valid for	AUDEN = 1.	
3:	URDTEN is only	valid when IGN	ITUR = 1.				
4:	AUDMOD<1:0> 0 NOT in PCM/DS	can only be writ P mode, this m	tten when the odule functior	SPIEN bit = 0 ar s as if FRMSYP	nd are only val W = 1, regardl	id when AUDE	N = 1. When I value.











### EQUATION 16-1: RELATIONSHIP BETWEEN DEVICE AND SPIX CLOCK SPEED

 $Baud Rate = \frac{FPB}{(2 * (SPIxBRG + 1))}$ Where: FPB is the Peripheral Bus Clock Frequency.

NOTES:

# 19.1 Hardware Configuration

### 19.1.1 DEVICE MODE

#### 19.1.1.1 D+ Pull-up Resistor

PIC24FJ128GB204 family devices have a built-in 1.5 kΩ resistor on the D+ line that is available when the microcontroller is operating in Device mode. This is used to signal an external host that the device is operating in Full-Speed Device mode. It is engaged by setting the USBEN bit (U1CON<0>). If the OTGEN bit (U1OTGCON<2>) is set, then the D+ pull-up is enabled through the DPPULUP bit (U1OTGCON<7>).

Alternatively, an external resistor may be used on D+, as shown in Figure 19-2.





#### 19.1.1.2 Power Modes

Many USB applications will likely have several different sets of power requirements and configuration. The most common power modes encountered are:

- Bus Power Only mode
- · Self-Power Only mode
- Dual Power with Self-Power Dominance mode

Bus Power Only mode (Figure 19-3) is effectively the simplest method. All power for the application is drawn from the USB.

To meet the inrush current requirements of the *"USB 2.0 Specification"*, the total effective capacitance appearing across VBUS and ground must be no more than 10  $\mu$ F.

In the USB Suspend mode, devices must consume no more than 2.5 mA from the 5V VBUS line of the USB cable. During the USB Suspend mode, the D+ or D-pull-up resistor must remain active, which will consume some of the allowed suspend current.

In Self-Power Only mode (Figure 19-4), the USB application provides its own power, with very little power being pulled from the USB. Note that an attach indication is added to indicate when the USB has been connected and the host is actively powering VBUS.

To meet compliance specifications, the USB module (and the D+ or D- pull-up resistor) should not be enabled until the host actively drives VBUS high. One of the 5.5V tolerant I/O pins may be used for this purpose.

The application should never source any current onto the 5V VBUS pin of the USB cable.

The Dual Power with Self-Power Dominance mode (Figure 19-5) allows the application to use internal power primarily, but switch to power from the USB when no internal power is available. Dual power devices must also meet all of the special requirements for inrush current and Suspend mode current previously described, and must not enable the USB module until VBUS is driven high.





FIGURE 19-4: SELF-POWER ONLY



FIGURE 19-5:

DUAL POWER EXAMPLE



#### REGISTER 19-4: U10TGCON: USB OTG CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	_	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DPPULUP	DMPULUP	DPPULDWN <sup>(1)</sup>	DMPULDWN <sup>(1)</sup>	VBUSON <sup>(1)</sup>	OTGEN <sup>(1)</sup>	VBUSCHG <sup>(1)</sup>	VBUSDIS <sup>(1)</sup>
bit 7							bit 0

Legend:						
R = Readab	ole bit	W = Writable bit	U = Unimplemented bit	, read as '0'		
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
bit 15-8	Unimple	mented: Read as '0'				
bit 7	DPPULU	P: D+ Pull-up Enable bit				
	1 <b>= D+ d</b> a	ata line pull-up resistor is enabl	led			
0 = D+ data line pull-up resistor is disabled						
bit 6	DMPULU					
	1 <b>= D- da</b>	ta line pull-up resistor is enable	ed			
	0 <b>= D- da</b>	ta line pull-up resistor is disabl	led			
bit 5	DPPULD	WN: D+ Pull-Down Enable bit <sup>(</sup>	1)			
	1 <b>= D+ d</b> a	ata line pull-down resistor is en	abled			
	0 = D+ data line pull-down resistor is disabled					
bit 4	DMPULD	<b>)WN:</b> D- Pull-Down Enable bit <sup>(</sup>	1)			
	1 <b>= D- da</b>	ta line pull-down resistor is ena	abled			
	0 <b>= D- da</b>	ta line pull-down resistor is dis	abled			
bit 3	VBUSON	I: VBUS Power-on bit <sup>(1)</sup>				
	1 = VBUS	line is powered				
	0 = VBUS	line is not powered				
bit 2	OTGEN:	OTG Features Enable bit <sup>(1)</sup>				
	1 = USB	OTG is enabled; all D+/D- pul	I-up and pull-down bits are ena	bled		
	0 = USB	OTG is disabled; D+/D- pull-u	p and pull-down bits are contro	olled in hardware by the settings		
	of the	e HOSTEN and USBEN (U1CO	ON<3,0>) bits			
bit 1	VBUSCH	IG: VBUS Charge Select bit <sup>(1)</sup>				
	1 = VBUS	line is set to charge to 3.3V				
	0 = VBUS	line is set to charge to 5V	、 、			
bit 0	VBUSDIS	S: VBUS Discharge Enable bit <sup>(1</sup> )	)			
	1 = VBUS	line is discharged through a re	esistor			
	0 = VBUS	line is not discharged				
Note 1: 7	These bits a	re only used in Host mode; do	not use in Device mode.			

# 22.2 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers

#### 22.2.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTRx bits (RCFGCAL<9:8>) to select the desired Timer register pair (see Table 22-1).

By writing the RTCVALH byte, the RTCPTR<1:0> bits (the RTCC Pointer value) decrement by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 22-1: RTCVAL REGISTER MAPPING

	RTCC Value Register Window						
KICFIKSI.02	RTCVAL<15:8>	RTCVAL<7:0>					
00	MINUTES	SECONDS					
01	WEEKDAY	HOURS					
10	MONTH	DAY					
11	_	YEAR					

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTRx bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 22-2).

By writing the ALRMVALH byte, the ALRMPTR<1:0> bits (the Alarm Pointer value) decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

#### TABLE 22-2: ALRMVAL REGISTER MAPPING

ALRMPTR	Alarm Value Register Window				
<1:0>	ALRMVAL<15:8>	ALRMVAL<7:0>			
00	ALRMMIN	ALRMSEC			
01	ALRMWD	ALRMHR			
10	ALRMMNTH	ALRMDAY			
11	—	—			

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes, the ALRMPTR<1:0> value will be decremented. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note:	This only applies to read operations and				
	not write operations.				

### 22.2.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (see Example 22-1).

Note:	To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCEGCAL<13>) is kent clear at any							
	other time. For the BTCM/DEN bit to be							
	other time. For the RIGWREN bit to be							
	set, there is only one instruction cycle time							
	window allowed between the 55h/AA							
	sequence and the setting of RTCWREN;							
	therefore, it is recommended that code							
	follow the procedure in Example 22-1.							

# 22.2.3 SELECTING RTCC CLOCK SOURCE

The clock source for the RTCC module can be selected using the RTCLK<1:0> bits in the RTCPWC register. When the bits are set to '00', the Secondary Oscillator (SOSC) is used as the reference clock and when the bits are '01', LPRC is used as the reference clock. When RTCLK<1:0> = 10 and 11, the external power line (50 Hz and 60 Hz) is used as the clock source.

#### EXAMPLE 22-1: SETTING THE RTCWREN BIT

```
asm volatile("push w7");
asm volatile("push w8");
asm volatile("disi #5");
asm volatile("mov #0x55, w7");
asm volatile("mov w7, _NVMKEY");
asm volatile("mov #0xAA, w8");
asm volatile("mov w8, _NVMKEY");
asm volatile("bset _RCFGCAL, #13"); //set the RTCWREN bit
asm volatile("pop w8");
asm volatile("pop w7");
```

# 24.1.3 DATA SHIFT DIRECTION

The LENDIAN bit (CRCCON1<3>) is used to control the shift direction. By default, the CRC will shift data through the engine, MSb first. Setting LENDIAN (= 1) causes the CRC to shift data, LSb first. This setting allows better integration with various communication schemes and removes the overhead of reversing the bit order in software. Note that this only changes the direction the data is shifted into the engine. The result of the CRC calculation will still be a normal CRC result, not a reverse CRC result.

### 24.1.4 INTERRUPT OPERATION

The module generates an interrupt that is configurable by the user for either of two conditions.

If CRCISEL is '0', an interrupt is generated when the VWORD<4:0> bits make a transition from a value of '1' to '0'. If CRCISEL is '1', an interrupt will be generated after the CRC operation finishes and the module sets the CRCGO bit to '0'. Manually setting CRCGO to '0' will not generate an interrupt. Note that when an interrupt occurs, the CRC calculation would not yet be complete. The module will still need (PLEN + 1)/2 clock cycles, after the interrupt is generated, until the CRC calculation is finished.

# 24.1.5 TYPICAL OPERATION

To use the module for a typical CRC calculation:

- 1. Set the CRCEN bit to enable the module.
- Configure the module for desired operation:

   a) Program the desired polynomial using the CRCXORL and CRCXORH registers, and the PLEN<4:0> bits.

b) Configure the data width and shift direction using the DWIDTHx and LENDIAN bits.c) Select the desired Interrupt mode using the

CRCISEL bit.

 Preload the FIFO by writing to the CRCDATL and CRCDATH registers until the CRCFUL bit is set or no data is left.

- Clear old results by writing 00h to CRCWDATL and CRCWDATH. The CRCWDAT registers can also be left unchanged to resume a previously halted calculation.
- 5. Set the CRCGO bit to start calculation.
- 6. Write remaining data into the FIFO as space becomes available.
- When the calculation completes, CRCGO is automatically cleared. An interrupt will be generated if CRCISEL = 1.
- 8. Read CRCWDATL and CRCWDATH for the result of the calculation.

There are eight registers used to control programmable CRC operation:

- CRCCON1
- CRCCON2
- CRCXORL
- CRCXORH
- CRCDATL
- CRCDATH
- CRCWDATL
- CRCWDATH

The CRCCON1 and CRCCON2 registers (Register 24-1 and Register 24-2) control the operation of the module and configure the various settings.

The CRCXORL/H registers (Register 24-3 and Register 24-4) select the polynomial terms to be used in the CRC equation. The CRCDAT and CRCWDAT registers are each register pairs that serve as buffers for the double-word input data and CRC processed output, respectively.



#### FIGURE 25-1: 12-BIT A/D CONVERTER BLOCK DIAGRAM (PIC24FJ128GB204 FAMILY)

# 32.0 INSTRUCTION SET SUMMARY

**Note:** This chapter is a brief summary of the PIC24F Instruction Set Architecture (ISA) and is not intended to be a comprehensive reference source.

The PIC24F instruction set adds many enhancements to the previous PIC<sup>®</sup> MCU instruction sets, while maintaining an easy migration from previous PIC MCU instruction sets. Most instructions are a single program memory word. Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

Table 32-1 shows the general symbols used in describing the instructions. The PIC24F instruction set summary in Table 32-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register, 'Wb', without any address modifier
- The second source operand, which is typically a register, 'Ws', with or without an address modifier
- The destination of the result, which is typically a register, 'Wd', with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value, 'f'
- The destination, which could either be the file register, 'f', or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register, 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register, 'Wb', without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register, 'Wd', with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the Table Read and Table Write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the Program Counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all Table Reads and Table Writes, and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles.

Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

#### # of # of Assembly Status Flags Assembly Syntax Description Words Mnemonic Cycles Affected BTSS Bit Test f. Skip if Set 1 1 None BTSS f,#bit4 (2 or 3) Ws,#bit4 Bit Test Ws, Skip if Set None BTSS 1 1 (2 or 3) BTST Bit Test f 1 1 BTST f,#bit4 7 Bit Test Ws to C 1 С BTST.C Ws,#bit4 1 1 z Bit Test Ws to Z 1 BTST.Z Ws, #bit4 Bit Test Ws<Wb> to C BTST.C Ws,Wb 1 1 С Bit Test Ws<Wb> to Z 1 Ζ BTST.Z Ws,Wb 1 Ζ BTSTS BTSTS f,#bit4 Bit Test then Set f 1 1 С 1 BTSTS.C Ws, #bit4 Bit Test Ws to C, then Set 1 Ws,#bit4 Bit Test Ws to Z, then Set Ζ BTSTS.Z 1 1 CALL CALL lit23 Call Subroutine 2 2 None CALL Call Indirect Subroutine 1 2 None Wn CLR f = 0x00001 1 None CLR f WREG = 0x0000 1 CLR 1 None WREG Ws = 0x00001 1 CLR Ws None Clear Watchdog Timer WDTO, Sleep CLRWDT CLRWDT 1 1 $f = \overline{f}$ 1 COM N, Z COM f 1 WREG = $\overline{f}$ 1 1 N, Z COM f,WREG Wd = Ws1 Ws,Wd 1 N, Z COM СР f Compare f with WREG 1 1 C, DC, N, OV, Z СΡ Wb,#lit5 1 1 C, DC, N, OV, Z СР Compare Wb with lit5 СР Wb,Ws Compare Wb with Ws (Wb - Ws) 1 1 C, DC, N, OV, Z C, DC, N, OV, Z CPO Compare f with 0x0000 1 CP0 f 1 CPO Compare Ws with 0x0000 1 C, DC, N, OV, Z Ws 1 Compare f with WREG, with Borrow 1 1 C, DC, N, OV, Z CPB CPB f CPB Wb,#lit5 Compare Wb with lit5, with Borrow 1 1 C, DC, N, OV, Z CPB Wb,Ws Compare Wb with Ws, with Borrow 1 1 C, DC, N, OV, Z $(Wb - Ws - \overline{C})$ 1 CPSEO Compare Wb with Wn, Skip if = 1 None CPSEO Wb,Wn (2 or 3) Compare Wb with Wn, Skip if > 1 None CPSGT CPSGT Wb,Wn (2 or 3) 1 CPSLT CPSLT Compare Wb with Wn, Skip if < 1 None Wb,Wn (2 or 3) Compare Wb with Wn, Skip if ≠ 1 None CPSNE CPSNE Wb,Wn 1 (2 or 3) Wn = Decimal Adjust Wn DAW DAW.B Wn 1 1 С DEC DEC f f = f - 11 1 C, DC, N, OV, Z C, DC, N, OV, Z WREG = f - 11 DEC f,WREG 1 DEC Ws,Wd Wd = Ws - 11 1 C, DC, N, OV, Z DEC2 f = f – 2 1 1 C, DC, N, OV, Z DEC2 f WREG = f - 21 1 C, DC, N, OV, Z DEC2 f,WREG DEC2 Ws,Wd Wd = Ws - 2 1 1 C, DC, N, OV, Z Disable Interrupts for k Instruction Cycles DISI DISI #lit14 1 1 None DIV DIV.SW Wm,Wn Signed 16/16-bit Integer Divide 1 18 N, Z, C, OV Signed 32/16-bit Integer Divide N, Z, C, OV 1 18 DIV.SD Wm,Wn Unsigned 16/16-bit Integer Divide 18 DIV.UW 1 N, Z, C, OV Wm,Wn DIV.UD Wm,Wn Unsigned 32/16-bit Integer Divide 1 18 N, Z, C, OV EXCH EXCH Swap Wns with Wnd 1 1 None Wns,Wnd С Find First One from Left (MSb) Side 1 FF1L FF1L Ws,Wnd 1 Find First One from Right (LSb) Side С FF1R FF1R Ws,Wnd 1 1

#### TABLE 32-2: INSTRUCTION SET OVERVIEW (CONTINUED)



### TABLE 33-37: I<sup>2</sup>C<sup>™</sup> BUS DATA TIMING REQUIREMENTS (MASTER MODE)

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 2.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$			
Param No.	Symbol Characteri		mbol Characteristic Min <sup>(1)</sup>	Min <sup>(1)</sup>	Max	Units	Conditions
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy (BRG + 1)		μs	
			400 kHz mode	TCY (BRG + 1)	—	μs	
			1 MHz mode <sup>(2)</sup>	Tcy (BRG + 1)	—	μs	
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy (BRG + 1)	_	μs	
			400 kHz mode	Tcy (BRG + 1)	—	μs	
			1 MHz mode <sup>(2)</sup>	Tcy (BRG + 1)	_	μs	
IM20	TF:SCL	SDAx and SCLx Fall Time	100 kHz mode	—	300	ns	CB is specified to be from 10 to 400 pF
			400 kHz mode	20 + 0.1 Св	300	ns	
			1 MHz mode <sup>(2)</sup>	—	100	ns	
IM21	TR:SCL	SDAx and SCLx Rise Time	100 kHz mode	—	1000	ns	CB is specified to be from 10 to 400 pF
			400 kHz mode	20 + 0.1 Св	300	ns	
			1 MHz mode <sup>(2)</sup>	—	300	ns	
IM25	Tsu:dat	Data Input Setup Time	100 kHz mode	250	—	ns	
			400 kHz mode	100	—	ns	
			1 MHz mode <sup>(2)</sup>	40	—	ns	
IM26	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	ns	
			400 kHz mode	0	0.9	μs	
			1 MHz mode <sup>(2)</sup>	0.2	—	ns	-
IM40	TAA:SCL	Output Valid From Clock	100 kHz mode	—	3500	ns	
			400 kHz mode	—	1000	ns	
			1 MHz mode <sup>(2)</sup>	—	400	ns	
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be
			400 kHz mode	1.3	_	μs	free before a new transmission can start
			1 MHz mode <sup>(2)</sup>	0.5	_	μs	
IM50	Св	Bus Capacitive L	oading	—	400	pF	

**Note 1:** BRG is the value of the I<sup>2</sup>C Baud Rate Generator. Refer to **Section 17.2 "Setting Baud Rate When Operating as a Bus Master**" for details.

2: Maximum Pin Capacitance = 10 pF for all I<sup>2</sup>C pins (for 1 MHz mode only).

CW1 (Flash Configuration Word 1)	. 390
CW2 (Flash Configuration Word 2)	392
CM/2 (Flach Configuration Mord 2)	204
	. 394
CW4 (Flash Configuration Word 4)	. 396
DEVID (Device ID)	398
	200
DEVREV (Device Revision)	. 398
DMACHn (DMA Channel n Control)	76
	75
	75
DMAINTn (DMA Channel n Interrupt)	77
DSCON (Deep Sleep Control)	168
	400
DSWARE (Deep Sleep wake-up Source)	169
HLVDCON (High/Low-Voltage Detect Control)	. 388
12CxCONH (12Cx Control High)	250
	. 200
I2CxCONL (I2Cx Control Low)	. 248
I2CxMSK (I2Cx Slave Mode Address Mask)	252
	054
IZCXSTAT (IZCX Status)	251
ICxCON1 (Input Capture x Control 1)	.213
ICXCON2 (Input Capture x Control 2)	214
	214
IEC0 (Interrupt Enable Control 0)	. 111
IEC1 (Interrupt Enable Control 1)	113
IEC2 (Interrupt Enable Control 2)	. 115
IEC3 (Interrupt Enable Control 3)	. 117
IEC4 (Interrupt Enable Control 4)	110
	. 119
IEC5 (Interrupt Enable Control 5)	. 120
IEC6 (Interrupt Enable Control 6)	121
IEC7 (Interrupt Enable Control 7)	. 121
IFS0 (Interrupt Flag Status 0)	. 100
IES1 (Interrupt Elag Status 1)	102
	102
IFS2 (Interrupt Flag Status 2)	. 104
IES3 (Interrupt Flag Status 3)	106
IFC4 (Interrupt Flog Statue 4)	100
1F54 (Interrupt Flag Status 4)	100
IESS (Interrupt Elag Status 5)	. 109
IES6 (Interrupt Flag Status 6)	110
IFS6 (Interrupt Flag Status 6)	. 110
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7)	. 110 . 110
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1).	. 110 . 110 98
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 6) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 1)	. 110 . 110 98
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1). INTCON2 (Interrupt Control 2).	. 110 . 110 98 99
IFS6 (Interrupt Flag Status 6) IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Controller Test)	. 110 . 110 98 99 . 144
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 6) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Control 2) INTREG (Interrupt Controller Test) INTREG (Interrupt Priority Control 0)	. 110 . 110 98 99 . 144 122
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Controller Test) IPC0 (Interrupt Priority Control 0)	. 110 . 110 98 99 . 144 . 122
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Controller Test) IPC0 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1)	. 110 . 110 98 99 . 144 . 122 . 123
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Controller Test) IPC0 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10)	. 110 . 110 98 99 . 144 . 122 . 123 . 132
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 6) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Control 2) IPC0 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 10)	. 110 . 110 98 99 . 144 . 122 . 123 . 132 . 133
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Control 2) IPC0 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11)	. 110 . 110 98 99 . 144 . 122 . 123 . 132 . 133
IFS6 (Interrupt Flag Status 6) IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1). INTCON2 (Interrupt Control 2). INTTREG (Interrupt Control er Test). IPC0 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12).	. 110 . 110 98 99 . 144 . 122 . 123 . 132 . 133 . 134
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 6) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Control 2) IPC0 (Interrupt Priority Control 0) IPC10 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 12)	. 110 . 110 98 . 144 . 122 . 123 . 132 . 133 . 134 . 135
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Control 0) IPC0 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 13)	. 110 . 110 98 . 122 . 123 . 123 . 133 . 134 . 135
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Control 2) IPC0 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 10) IPC12 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14)	. 110 . 110 98 99 . 144 . 122 . 123 . 132 . 133 . 134 . 135 . 136
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Control 2) IPC0 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15)	. 110 . 110 98 99 . 144 . 122 . 123 . 132 . 133 . 134 . 135 . 136 . 137
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTREG (Interrupt Control 2) IPC0 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 10) IPC12 (Interrupt Priority Control 11) IPC13 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16)	. 110 . 110 98 99 . 144 . 122 . 123 . 132 . 133 . 134 . 135 . 136 . 137 . 138
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Control 0) IPC0 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16)	. 110 . 110 98 99 . 144 . 122 . 123 . 132 . 133 . 134 . 135 . 136 . 137 . 138
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16)	. 110 . 110 98 99 . 144 . 122 . 123 . 132 . 133 . 134 . 135 . 136 . 137 . 138 . 139
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 6) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Priority Control 0) IPC0 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC13 (Interrupt Priority Control 14) IPC16 (Interrupt Priority Control 15) IPC18 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 19)	. 110 .110 
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTREG (Interrupt Control 2) INTREG (Interrupt Control 2) IPC0 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 19) IPC2 (Interrupt Priority Control 19)	.110 .110 
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 10) IPC12 (Interrupt Priority Control 11) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 19) IPC2 (Interrupt Priority Control 19) IPC2 (Interrupt Priority Control 2)	. 110 . 110 98 99 . 144 . 122 . 123 . 132 . 133 . 134 . 135 . 136 . 137 . 138 . 139 . 124
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 19) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2)	. 110 . 110 98 99 . 144 . 122 . 123 . 132 . 133 . 134 . 135 . 136 . 137 . 138 . 139 . 139 . 124 . 140
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTREG (Interrupt Control 2) INTREG (Interrupt Priority Control 0) IPC0 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 10) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 17) IPC19 (Interrupt Priority Control 18) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2)	. 110 . 110 98 99 .144 .122 .123 .132 .133 .134 .135 .136 .137 .138 .139 .124 .140 .141
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 20) IPC21 (Interrupt Priority Control 21) IPC22 (Interrupt Priority Control 21) IPC22 (Interrupt Priority Control 21) IPC23 (Interrupt Priority Control 21) IPC24 (Interrupt Priority Control 21) IPC23 (Interrupt Priority Control 21) IPC23 (Interrupt Priority Control 21) IPC23 (Interrupt Priority Control 21) IPC24 (Interrupt Priority Control 21) IPC24 (Interrupt Priority Control 21) IPC24 (Interrupt Priority Control 21) IPC24 (Interrupt Priority Control 22)	. 110 . 110 98 99 .144 .122 .123 .132 .133 .134 .135 .136 .137 .138 .139 .124 .140 .141
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 17) IPC19 (Interrupt Priority Control 19) IPC22 (Interrupt Priority Control 2) IPC22 (Interrupt Priority Control 2) IPC22 (Interrupt Priority Control 2) IPC22 (Interrupt Priority Control 2)	. 110 . 110 98 99 .144 .122 .123 .132 .133 .134 .135 .136 .137 .138 .139 .124 .140 .141 .142
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTREG (Interrupt Control 2) INTREG (Interrupt Priority Control 0) IPC10 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC13 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC21 (Interrupt Priority Control 2) IPC22 (Interrupt Priority Control 2)	. 110 . 110 98 99 . 144 . 122 . 123 . 132 . 133 . 134 . 135 . 136 . 137 . 138 . 139 . 124 . 140 . 141 . 142 . 143
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Control 2) IPC0 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 10) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC13 (Interrupt Priority Control 14) IPC16 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 17) IPC20 (Interrupt Priority Control 19) IPC20 (Interrupt Priority Control 2) IPC22 (Interrupt Priority Control 21) IPC22 (Interrupt Priority Control 21) IPC22 (Interrupt Priority Control 22) IPC26 (Interrupt Priority Control 22)	.110 .110 98 99 .144 .122 .123 .132 .133 .134 .135 .136 .137 .138 .139 .124 .140 .141 .142 .143
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 10) IPC12 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC22 (Interrupt Priority Control 2) IPC22 (Interrupt Priority Control 2) IPC29 (Interrupt Priority Control 2) IPC29 (Interrupt Priority Control 2) IPC29 (Interrupt Priority Control 2) IPC29 (Interrupt Priority Control 2)	.110 .100 98 99 .144 .122 .123 .132 .133 .134 .135 .136 .137 .138 .139 .139 .139 .139 .140 .141 .141 .142 .143
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC21 (Interrupt Priority Control 2) IPC22 (Interrupt Priority Control 2) IPC29 (Interrupt Priority Control 2) IPC29 (Interrupt Priority Control 2) IPC29 (Interrupt Priority Control 2) IPC29 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3)	. 110 . 110 98 99 . 144 . 122 . 123 . 132 . 133 . 134 . 135 . 136 . 137 . 138 . 139 . 124 . 140 . 141 . 142 . 143 . 143 . 125
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTREG (Interrupt Control 2) INTREG (Interrupt Priority Control 0) IPC10 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC13 (Interrupt Priority Control 13) IPC16 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 18) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 20) IPC21 (Interrupt Priority Control 20) IPC22 (Interrupt Priority Control 20) IPC29 (Interrupt Priority Control 20) IPC29 (Interrupt Priority Control 20) IPC29 (Interrupt Priority Control 20) IPC29 (Interrupt Priority Control 20)	.110 .110 98 99 .144 .122 .123 .132 .133 .134 .135 .136 .137 .138 .139 .124 .141 .142 .143 .142 .143 .142 .125 .126
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC21 (Interrupt Priority Control 2) IPC22 (Interrupt Priority Control 20) IPC22 (Interrupt Priority Control 20) IPC23 (Interrupt Priority Control 20) IPC24 (Interrupt Priority Control 20) IPC29 (Interrupt Priority Control 20) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC5 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5)	.110 .110 98 99 .144 .122 .123 .132 .133 .134 .135 .136 .137 .138 .139 .139 .139 .140 .141 .142 .141 .142 .143 .125 .126 .127
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC21 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 5) IPC20 (Interrupt Priority Control 5) IPC20 (Interrupt Priority Control 5) IPC20 (Interrupt Priority Control 5) IPC3 (Interrupt Priority Contro	.110 .110 98 99 .144 .122 .123 .132 .133 .134 .135 .136 .137 .138 .139 .139 .139 .140 .141 .141 .142 .143 .125 .126 .127
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 2) IPC22 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6)	. 110 . 110 98 99 . 144 . 122 . 123 . 132 . 133 . 134 . 135 . 136 . 137 . 138 . 139 . 124 . 140 . 141 . 142 . 143 . 125 . 126 . 127 . 128
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 7) IPC7 (Interrupt Priority Control 7)	.110 .110 98 99 .144 .122 .133 .134 .135 .136 .137 .138 .139 .139 .124 .141 .142 .143 .143 .143 .144 .142 .143 .125 .126 .127 .128 .129
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC21 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 7) IPC8	.110 .110 98 99 .144 .122 .123 .132 .133 .134 .135 .136 .137 .138 .139 .139 .139 .140 .141 .141 .142 .143 .125 .126 .127 .128 .129 .129 .129 .121 .121 .125 .125 .125 .127 .128 .129 .144 .122 .123 .137 .138 .139 .139 .144 .122 .133 .134 .135 .136 .137 .138 .139 .144 .135 .136 .137 .138 .139 .144 .135 .136 .137 .138 .139 .144 .125 .136 .137 .138 .139 .144 .149 .137 .138 .139 .144 .149 .149 .149 .149 .149 .149 .14
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 1) IPC11 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 19) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC0	.110 .110 98 99 .144 .122 .133 .134 .135 .136 .137 .138 .139 .124 .140 .141 .142 .143 .143 .143 .125 .126 .127 .128 .129 .130
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC21 (Interrupt Priority Control 2) IPC22 (Interrupt Priority Control 2) IPC26 (Interrupt Priority Control 2) IPC26 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9)	.110 .110 98 99 .144 .122 .133 .134 .135 .136 .137 .138 .139 .124 .141 .142 .143 .125 .126 .127 .128 .129 .130 .131
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC21 (Interrupt Priority Control 2) IPC22 (Interrupt Priority Control 20) IPC23 (Interrupt Priority Control 20) IPC24 (Interrupt Priority Control 20) IPC29 (Interrupt Priority Control 20) IPC26 (Interrupt Priority Control 20) IPC26 (Interrupt Priority Control 20) IPC26 (Interrupt Priority Control 20) IPC26 (Interrupt Priority Control 20) IPC3 (Interrupt Priority Control 20) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 9) MDCAR (DSM Carrier Control))	.110 .110 98 99 .144 .122 .133 .134 .135 .136 .137 .138 .139 .139 .139 .140 .141 .142 .143 .144 .143 .125 .126 .127 .128 .129 .130 .131 .302
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 1) IPC11 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC21 (Interrupt Priority Control 2) IPC22 (Interrupt Priority Control 2) IPC26 (Interrupt Priority Control 2) IPC29 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9) MDCAR (DSM Carner Control) MDCAR (DSM Carner Control)	.110 .110 98 99 .144 .122 .123 .132 .133 .134 .135 .136 .137 .138 .139 .139 .139 .139 .144 .140 .141 .142 .143 .125 .126 .127 .128 .129 .130 .131 .302 .300
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC19 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 20) IPC21 (Interrupt Priority Control 20) IPC22 (Interrupt Priority Control 20) IPC23 (Interrupt Priority Control 20) IPC24 (Interrupt Priority Control 20) IPC29 (Interrupt Priority Control 20) IPC3 (Interrupt Priority Control 20) IPC3 (Interrupt Priority Control 20) IPC3 (Interrupt Priority Control 20) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 9) MDCAR (DSM Carrier Control) MDCON (DSM Control)	.110 .110 98 99 .144 .122 .133 .134 .135 .136 .137 .138 .139 .124 .141 .142 .143 .125 .126 .127 .128 .129 .130 .131 .302 .300
IFS6 (Interrupt Flag Status 6) IFS7 (Interrupt Flag Status 7) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 1) IPC10 (Interrupt Priority Control 10) IPC11 (Interrupt Priority Control 11) IPC12 (Interrupt Priority Control 12) IPC13 (Interrupt Priority Control 13) IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC18 (Interrupt Priority Control 18) IPC19 (Interrupt Priority Control 2) IPC20 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 5) IPC3 (Interrupt Priority Control 5) IPC3 (Interrupt Priority Control 5) IPC3 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9) MDCAR (DSM Carrier Control) MDSRC (DSM Source Control)	.110 .110 98 99 .144 .122 .133 .134 .135 .136 .137 .138 .139 .139 .124 .141 .142 .143 .143 .144 .143 .125 .126 .127 .128 .129 .130 .300 .301

MTHDY (PTCC Month and Day Value)	221
WITHDY (RTCC Month and Day Value)	321
NVMCON (Flash Memory Control)	81
OCxCON1 (Output Compare x Control 1)	222
OCxCON2 (Output Compare x Control 2)	224
OSCCON (Oscillator Control)	149
OSCILIN (EBC Oscillator Tune)	152
DADCEC1 (Pad Configuration Control)	214
	314
PMCON1 (EPMP Control 1)	306
PMCON2 (EPMP Control 2)	307
PMCON3 (EPMP Control 3)	308
PMCON4 (EPMP Control 4)	309
PMCSyBS (Chin Select y Base Address)	311
DMCSyCE (EDMD Chin Select x Configuration)	210
PMCSXCF (EPMP Chip Select X Configuration)	310
PMCSXMD (EPMP Chip Select x Mode)	312
PMSTAT (EPMP Status, Slave Mode)	313
RCFGCAL (RTCC Calibration	
and Configuration)	317
RCON (Reset Control)	86
PCON2 (Reast and System Control 2)	0 170
	0, 170
REFOCONH (Reference Oscillator	
Control High)	158
REFOCONL (Reference Oscillator	
Control Low)	157
PEFOTRIMI (Peference Oscillator Trim)	150
	100
	103
RPINR1 (PPS Input 1)	183
RPINR11 (PPS Input 11)	186
RPINR17 (PPS Input 17)	186
RPINR18 (PPS Input 18)	187
RPINR19 (PPS Input 19)	187
	107
	104
RPINR20 (PPS Input 20)	188
RPINR21 (PPS Input 21)	188
RPINR22 (PPS Input 22)	189
RPINR23 (PPS Input 23)	189
RPINR27 (PPS Input 27)	100
DDINID28 (DDS Input 28)	100
	190
RPINR29 (PPS Input 29)	191
RPINR30 (PPS Input 30)	191
RPINR31 (PPS Input 31)	192
RPINR7 (PPS Input 7)	184
RPINR8 (PPS Input 8)	185
PDINIPO (PDS Input 0)	195
	100
RPOR0 (PPS Output 0)	193
RPOR1 (PPS Output 1)	193
RPOR10 (PPS Output 10)	198
RPOR11 (PPS Output 11)	198
RPOR12 (PPS Output 12)	199
PPOP2 (PPS Output 2)	10/
	404
RPOR3 (PPS Output 3)	194
RPOR4 (PPS Output 4)	195
RPOR5 (PPS Output 5)	195
RPOR6 (PPS Output 6)	196
RPOR7 (PPS Output 7)	196
RPOR8 (PPS Output 8)	107
	107
	197
RTCCSWT (RTCC Power Control and	
Sample Window Timer)	325
RTCPWC (RTCC Power Control)	319
SPIxCON1H (SPIx Control 1 High)	233
SPIxCON1L (SPIx Control 1 Low)	231
SPINCON2L (SPIN Control 2 Low)	225
OF ACONZE (OF A CONTROL Z LOW)	200
SPIXINISKH (SPIX INterrupt Mask Hign)	240
SPIXIMSKL (SPIx Interrupt Mask Low)	239
SPIxSTATH (SPIx Status High)	238

NOTES: