




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                 |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                          |
| Number of LABs/CLBs            | -                                                                                                                                                               |
| Number of Logic Elements/Cells | -                                                                                                                                                               |
| Total RAM Bits                 | -                                                                                                                                                               |
| Number of I/O                  | 77                                                                                                                                                              |
| Number of Gates                | 30000                                                                                                                                                           |
| Voltage - Supply               | 1.425V ~ 1.575V                                                                                                                                                 |
| Mounting Type                  | Surface Mount                                                                                                                                                   |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                                                 |
| Package / Case                 | 100-TQFP                                                                                                                                                        |
| Supplier Device Package        | 100-VQFP (14x14)                                                                                                                                                |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/a3p030-1vqg100">https://www.e-xfl.com/product-detail/microchip-technology/a3p030-1vqg100</a> |

## ProASIC3 Device Family Overview

|                           |     |
|---------------------------|-----|
| General Description ..... | 1-1 |
|---------------------------|-----|

## ProASIC3 DC and Switching Characteristics

|                                              |       |
|----------------------------------------------|-------|
| General Specifications .....                 | 2-1   |
| Calculating Power Dissipation .....          | 2-7   |
| User I/O Characteristics .....               | 2-15  |
| VersaTile Characteristics .....              | 2-81  |
| Global Resource Characteristics .....        | 2-85  |
| Clock Conditioning Circuits .....            | 2-90  |
| Embedded SRAM and FIFO Characteristics ..... | 2-92  |
| Embedded FlashROM Characteristics .....      | 2-107 |
| JTAG 1532 Characteristics .....              | 2-108 |

## Pin Descriptions

|                             |     |
|-----------------------------|-----|
| Supply Pins .....           | 3-1 |
| User Pins .....             | 3-2 |
| JTAG Pins .....             | 3-3 |
| Special Function Pins ..... | 3-4 |
| Related Documents .....     | 3-4 |

## Package Pin Assignments

|                           |      |
|---------------------------|------|
| QN48 – Bottom View .....  | 4-1  |
| QN68 – Bottom View .....  | 4-3  |
| QN132 – Bottom View ..... | 4-6  |
| CS121 – Bottom View ..... | 4-15 |
| VQ100 – Top View .....    | 4-18 |
| TQ144 – Top View .....    | 4-23 |
| PQ208 – Top View .....    | 4-28 |
| FG144 – Bottom View ..... | 4-39 |
| FG256 – Bottom View ..... | 4-52 |
| FG484 – Bottom View ..... | 4-65 |

## Datasheet Information

|                                                                               |      |
|-------------------------------------------------------------------------------|------|
| List of Changes .....                                                         | 5-1  |
| Datasheet Categories .....                                                    | 5-15 |
| Safety Critical, Life Support, and High-Reliability Applications Policy ..... | 5-15 |

**Table 2-2 • Recommended Operating Conditions <sup>1</sup>**


| Symbol                    | Parameters <sup>1</sup>                         |                        | Commercial           | Industrial              | Units |
|---------------------------|-------------------------------------------------|------------------------|----------------------|-------------------------|-------|
| T <sub>J</sub>            | Junction temperature                            |                        | 0 to 85 <sup>2</sup> | -40 to 100 <sup>2</sup> | °C    |
| VCC <sup>3</sup>          | 1.5 V DC core supply voltage                    |                        | 1.425 to 1.575       | 1.425 to 1.575          | V     |
| VJTAG                     | JTAG DC voltage                                 |                        | 1.4 to 3.6           | 1.4 to 3.6              | V     |
| VPUMP                     | Programming voltage                             | Programming Mode       | 3.15 to 3.45         | 3.15 to 3.45            | V     |
|                           |                                                 | Operation <sup>4</sup> | 0 to 3.6             | 0 to 3.6                | V     |
| VCCPLL                    | Analog power supply (PLL)                       |                        | 1.425 to 1.575       | 1.425 to 1.575          | V     |
| VCCI and VMV <sup>5</sup> | 1.5 V DC supply voltage                         |                        | 1.425 to 1.575       | 1.425 to 1.575          | V     |
|                           | 1.8 V DC supply voltage                         |                        | 1.7 to 1.9           | 1.7 to 1.9              | V     |
|                           | 2.5 V DC supply voltage                         |                        | 2.3 to 2.7           | 2.3 to 2.7              | V     |
|                           | 3.3 V DC supply voltage                         |                        | 3.0 to 3.6           | 3.0 to 3.6              | V     |
|                           | 3.3 V wide range DC supply voltage <sup>6</sup> |                        | 2.7 to 3.6           | 2.7 to 3.6              | V     |
|                           | LVDS/B-LVDS/M-LVDS differential I/O             |                        | 2.375 to 2.625       | 2.375 to 2.625          | V     |
|                           | LVPECL differential I/O                         |                        | 3.0 to 3.6           | 3.0 to 3.6              | V     |

**Notes:**

1. All parameters representing voltages are measured with respect to GND unless otherwise specified.
2. Software Default Junction Temperature Range in the Libero<sup>®</sup> System-on-Chip (SoC) software is set to 0°C to +70°C for commercial, and -40°C to +85°C for industrial. To ensure targeted reliability standards are met across the full range of junction temperatures, Microsemi recommends using custom settings for temperature range before running timing and power analysis tools. For more information regarding custom settings, refer to the New Project Dialog Box in the [Libero SoC Online Help](#).
3. The ranges given here are for power supplies only. The recommended input voltage ranges specific to each I/O standard are given in [Table 2-18 on page 2-19](#).
4. VPUMP can be left floating during operation (not programming mode).
5. VMV and VCCI should be at the same voltage within a given I/O bank. VMV pins must be connected to the corresponding VCCI pins. See the "[VMVx I/O Supply Voltage \(quiet\)](#)" section on [page 3-1](#) for further information.
6. 3.3 V wide range is compliant to the JESD8-B specification and supports 3.0 V VCCI operation.

## User I/O Characteristics

## Timing Model



**Figure 2-3 • Timing Model**

**Operating Conditions: -2 Speed, Commercial Temperature Range ( $T_J = 70^{\circ}\text{C}$ ), Worst Case  
VCC = 1.425 V**

**Table 2-42 • 3.3 V LVTTTL / 3.3 V LVCMOS Low Slew****Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$ , Worst-Case  $V_{CCI} = 3.0\text{ V}$** **Applicable to Advanced I/O Banks**

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | Std.        | 0.66       | 10.26    | 0.04      | 1.02     | 0.43       | 10.45    | 8.90     | 2.64     | 2.46     | 12.68     | 11.13     | ns    |
|                | –1          | 0.56       | 8.72     | 0.04      | 0.86     | 0.36       | 8.89     | 7.57     | 2.25     | 2.09     | 10.79     | 9.47      | ns    |
|                | –2          | 0.49       | 7.66     | 0.03      | 0.76     | 0.32       | 7.80     | 6.64     | 1.98     | 1.83     | 9.47      | 8.31      | ns    |
| 4 mA           | Std.        | 0.66       | 10.26    | 0.04      | 1.02     | 0.43       | 10.45    | 8.90     | 2.64     | 2.46     | 12.68     | 11.13     | ns    |
|                | –1          | 0.56       | 8.72     | 0.04      | 0.86     | 0.36       | 8.89     | 7.57     | 2.25     | 2.09     | 10.79     | 9.47      | ns    |
|                | –2          | 0.49       | 7.66     | 0.03      | 0.76     | 0.32       | 7.80     | 6.64     | 1.98     | 1.83     | 9.47      | 8.31      | ns    |
| 6 mA           | Std.        | 0.66       | 7.27     | 0.04      | 1.02     | 0.43       | 7.41     | 6.28     | 2.98     | 3.04     | 9.65      | 8.52      | ns    |
|                | –1          | 0.56       | 6.19     | 0.04      | 0.86     | 0.36       | 6.30     | 5.35     | 2.54     | 2.59     | 8.20      | 7.25      | ns    |
|                | –2          | 0.49       | 5.43     | 0.03      | 0.76     | 0.32       | 5.53     | 4.69     | 2.23     | 2.27     | 7.20      | 6.36      | ns    |
| 8 mA           | Std.        | 0.66       | 7.27     | 0.04      | 1.02     | 0.43       | 7.41     | 6.28     | 2.98     | 3.04     | 9.65      | 8.52      | ns    |
|                | –1          | 0.56       | 6.19     | 0.04      | 0.86     | 0.36       | 6.30     | 5.35     | 2.54     | 2.59     | 8.20      | 7.25      | ns    |
|                | –2          | 0.49       | 5.43     | 0.03      | 0.76     | 0.32       | 5.53     | 4.69     | 2.23     | 2.27     | 7.20      | 6.36      | ns    |
| 12 mA          | Std.        | 0.66       | 5.58     | 0.04      | 1.02     | 0.43       | 5.68     | 4.87     | 3.21     | 3.42     | 7.92      | 7.11      | ns    |
|                | –1          | 0.56       | 4.75     | 0.04      | 0.86     | 0.36       | 4.84     | 4.14     | 2.73     | 2.91     | 6.74      | 6.05      | ns    |
|                | –2          | 0.49       | 4.17     | 0.03      | 0.76     | 0.32       | 4.24     | 3.64     | 2.39     | 2.55     | 5.91      | 5.31      | ns    |
| 16 mA          | Std.        | 0.66       | 5.21     | 0.04      | 1.02     | 0.43       | 5.30     | 4.56     | 3.26     | 3.51     | 7.54      | 6.80      | ns    |
|                | –1          | 0.56       | 4.43     | 0.04      | 0.86     | 0.36       | 4.51     | 3.88     | 2.77     | 2.99     | 6.41      | 5.79      | ns    |
|                | –2          | 0.49       | 3.89     | 0.03      | 0.76     | 0.32       | 3.96     | 3.41     | 2.43     | 2.62     | 5.63      | 5.08      | ns    |
| 24 mA          | Std.        | 0.66       | 4.85     | 0.04      | 1.02     | 0.43       | 4.94     | 4.54     | 3.32     | 3.88     | 7.18      | 6.78      | ns    |
|                | –1          | 0.56       | 4.13     | 0.04      | 0.86     | 0.36       | 4.20     | 3.87     | 2.82     | 3.30     | 6.10      | 5.77      | ns    |
|                | –2          | 0.49       | 3.62     | 0.03      | 0.76     | 0.32       | 3.69     | 3.39     | 2.48     | 2.90     | 5.36      | 5.06      | ns    |

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-55 • 3.3 V LVTTTL / 3.3 V LVCMOS Low Slew**  
**Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$ , Worst-Case  $V_{CCI} = 3.0\text{ V}$**   
**Applicable to Standard I/O Banks**

| Drive Strength    | Equiv. Software Default Drive Strength Option <sup>1</sup> | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | Units |
|-------------------|------------------------------------------------------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-------|
| 100 $\mu\text{A}$ | 2 mA                                                       | Std.        | 0.60       | 14.64    | 0.04      | 1.52     | 0.43       | 14.64    | 12.97    | 3.21     | 3.15     | ns    |
|                   |                                                            | –1          | 0.51       | 12.45    | 0.04      | 1.29     | 0.36       | 12.45    | 11.04    | 2.73     | 2.68     | ns    |
|                   |                                                            | –2          | 0.45       | 10.93    | 0.03      | 1.13     | 0.32       | 10.93    | 9.69     | 2.39     | 2.35     | ns    |
| 100 $\mu\text{A}$ | 4 mA                                                       | Std.        | 0.60       | 14.64    | 0.04      | 1.52     | 0.43       | 14.64    | 12.97    | 3.21     | 3.15     | ns    |
|                   |                                                            | –1          | 0.51       | 12.45    | 0.04      | 1.29     | 0.36       | 12.45    | 11.04    | 2.73     | 2.68     | ns    |
|                   |                                                            | –2          | 0.45       | 10.93    | 0.03      | 1.13     | 0.32       | 10.93    | 9.69     | 2.39     | 2.35     | ns    |
| 100 $\mu\text{A}$ | 6 mA                                                       | Std.        | 0.60       | 10.16    | 0.04      | 1.52     | 0.43       | 10.16    | 9.08     | 3.71     | 3.98     | ns    |
|                   |                                                            | –1          | 0.51       | 8.64     | 0.04      | 1.29     | 0.36       | 8.64     | 7.73     | 3.15     | 3.39     | ns    |
|                   |                                                            | –2          | 0.45       | 7.58     | 0.03      | 1.13     | 0.32       | 7.58     | 6.78     | 2.77     | 2.97     | ns    |
| 100 $\mu\text{A}$ | 8 mA                                                       | Std.        | 0.60       | 10.16    | 0.04      | 1.52     | 0.43       | 10.16    | 9.08     | 3.71     | 3.98     | ns    |
|                   |                                                            | –1          | 0.51       | 8.64     | 0.04      | 1.29     | 0.36       | 8.64     | 7.73     | 3.15     | 3.39     | ns    |
|                   |                                                            | –2          | 0.45       | 7.58     | 0.03      | 1.13     | 0.32       | 7.58     | 6.78     | 2.77     | 2.97     | ns    |

**Notes:**

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is  $\pm 100\text{ }\mu\text{A}$ . Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-61 • 2.5 V LVCMOS Low Slew**
**Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$ , Worst-Case  $V_{CCI} = 2.3\text{ V}$** 
**Applicable to Advanced I/O Banks**

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 4 mA           | Std.        | 0.60       | 11.40    | 0.04      | 1.31     | 0.43       | 11.22    | 11.40    | 2.68     | 2.20     | 13.45     | 13.63     | ns    |
|                | –1          | 0.51       | 9.69     | 0.04      | 1.11     | 0.36       | 9.54     | 9.69     | 2.28     | 1.88     | 11.44     | 11.60     | ns    |
|                | –2          | 0.45       | 8.51     | 0.03      | 0.98     | 0.32       | 8.38     | 8.51     | 2.00     | 1.65     | 10.05     | 10.18     | ns    |
| 6 mA           | Std.        | 0.60       | 7.96     | 0.04      | 1.31     | 0.43       | 8.11     | 7.81     | 3.05     | 2.89     | 10.34     | 10.05     | ns    |
|                | –1          | 0.51       | 6.77     | 0.04      | 1.11     | 0.36       | 6.90     | 6.65     | 2.59     | 2.46     | 8.80      | 8.55      | ns    |
|                | –2          | 0.45       | 5.94     | 0.03      | 0.98     | 0.32       | 6.05     | 5.84     | 2.28     | 2.16     | 7.72      | 7.50      | ns    |
| 8 mA           | Std.        | 0.60       | 7.96     | 0.04      | 1.31     | 0.43       | 8.11     | 7.81     | 3.05     | 2.89     | 10.34     | 10.05     | ns    |
|                | –1          | 0.51       | 6.77     | 0.04      | 1.11     | 0.36       | 6.90     | 6.65     | 2.59     | 2.46     | 8.80      | 8.55      | ns    |
|                | –2          | 0.45       | 5.94     | 0.03      | 0.98     | 0.32       | 6.05     | 5.84     | 2.28     | 2.16     | 7.72      | 7.50      | ns    |
| 12 mA          | Std.        | 0.60       | 6.18     | 0.04      | 1.31     | 0.43       | 6.29     | 5.92     | 3.30     | 3.32     | 8.53      | 8.15      | ns    |
|                | –1          | 0.51       | 5.26     | 0.04      | 1.11     | 0.36       | 5.35     | 5.03     | 2.81     | 2.83     | 7.26      | 6.94      | ns    |
|                | –2          | 0.45       | 4.61     | 0.03      | 0.98     | 0.32       | 4.70     | 4.42     | 2.47     | 2.48     | 6.37      | 6.09      | ns    |
| 16 mA          | Std.        | 0.60       | 5.76     | 0.04      | 1.31     | 0.43       | 5.87     | 5.53     | 3.36     | 3.44     | 8.11      | 7.76      | ns    |
|                | –1          | 0.51       | 4.90     | 0.04      | 1.11     | 0.36       | 4.99     | 4.70     | 2.86     | 2.92     | 6.90      | 6.60      | ns    |
|                | –2          | 0.45       | 4.30     | 0.03      | 0.98     | 0.32       | 4.38     | 4.13     | 2.51     | 2.57     | 6.05      | 5.80      | ns    |
| 24 mA          | Std.        | 0.60       | 5.51     | 0.04      | 1.31     | 0.43       | 5.50     | 5.51     | 3.43     | 3.87     | 7.74      | 7.74      | ns    |
|                | –1          | 0.51       | 4.68     | 0.04      | 1.11     | 0.36       | 4.68     | 4.68     | 2.92     | 3.29     | 6.58      | 6.59      | ns    |
|                | –2          | 0.45       | 4.11     | 0.03      | 0.98     | 0.32       | 4.11     | 4.11     | 2.56     | 2.89     | 5.78      | 5.78      | ns    |

**Note:** For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

## 1.8 V LVCMOS

Low-voltage CMOS for 1.8 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 1.8 V applications. It uses a 1.8 V input buffer and a push-pull output buffer.

**Table 2-66 • Minimum and Maximum DC Input and Output Levels**  
Applicable to Advanced I/O Banks

| 1.8 V LVCMOS   | VIL   |             | VIH         |       | VOL   | VOH         | IOL | IOH | IOSL                | IOSH                | IIL <sup>1</sup> | IIH <sup>2</sup> |
|----------------|-------|-------------|-------------|-------|-------|-------------|-----|-----|---------------------|---------------------|------------------|------------------|
| Drive Strength | Min V | Max V       | Min V       | Max V | Max V | Min V       | mA  | mA  | Max mA <sup>3</sup> | Max mA <sup>3</sup> | μA <sup>4</sup>  | μA <sup>4</sup>  |
| 2 mA           | −0.3  | 0.35 * VCCI | 0.65 * VCCI | 1.9   | 0.45  | VCCI − 0.45 | 2   | 2   | 11                  | 9                   | 10               | 10               |
| 4 mA           | −0.3  | 0.35 * VCCI | 0.65 * VCCI | 1.9   | 0.45  | VCCI − 0.45 | 4   | 4   | 22                  | 17                  | 10               | 10               |
| 6 mA           | −0.3  | 0.35 * VCCI | 0.65 * VCCI | 1.9   | 0.45  | VCCI − 0.45 | 6   | 6   | 44                  | 35                  | 10               | 10               |
| 8 mA           | −0.3  | 0.35 * VCCI | 0.65 * VCCI | 1.9   | 0.45  | VCCI − 0.45 | 8   | 8   | 51                  | 45                  | 10               | 10               |
| 12 mA          | −0.3  | 0.35 * VCCI | 0.65 * VCCI | 1.9   | 0.45  | VCCI − 0.45 | 12  | 12  | 74                  | 91                  | 10               | 10               |
| 16 mA          | −0.3  | 0.35 * VCCI | 0.65 * VCCI | 1.9   | 0.45  | VCCI − 0.45 | 16  | 16  | 74                  | 91                  | 10               | 10               |

**Notes:**

1. IIL is the input leakage current per I/O pin over recommended operation conditions where  $-0.3\text{ V} < V_{IN} < V_{IL}$ .
2. IIH is the input leakage current per I/O pin over recommended operating conditions  $V_{IH} < V_{IN} < V_{CCI}$ . Input current is larger when operating outside recommended ranges
3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
4. Currents are measured at 85°C junction temperature.
5. Software default selection highlighted in gray.


**Table 2-67 • Minimum and Maximum DC Input and Output Levels**  
Applicable to Standard Plus I/O Banks

| 1.8 V LVCMOS   | VIL   |             | VIH         |       | VOL   | VOH         | IOL | IOH | IOSL                | IOSH                | IIL <sup>1</sup> | IIH <sup>2</sup> |
|----------------|-------|-------------|-------------|-------|-------|-------------|-----|-----|---------------------|---------------------|------------------|------------------|
| Drive Strength | Min V | Max V       | Min V       | Max V | Max V | Min V       | mA  | mA  | Max mA <sup>3</sup> | Max mA <sup>3</sup> | μA <sup>4</sup>  | μA <sup>4</sup>  |
| 2 mA           | −0.3  | 0.35 * VCCI | 0.65 * VCCI | 3.6   | 0.45  | VCCI − 0.45 | 2   | 2   | 11                  | 9                   | 10               | 10               |
| 4 mA           | −0.3  | 0.35 * VCCI | 0.65 * VCCI | 3.6   | 0.45  | VCCI − 0.45 | 4   | 4   | 22                  | 17                  | 10               | 10               |
| 6 mA           | −0.3  | 0.35 * VCCI | 0.65 * VCCI | 3.6   | 0.45  | VCCI − 0.45 | 6   | 6   | 44                  | 35                  | 10               | 10               |
| 8 mA           | −0.3  | 0.35 * VCCI | 0.65 * VCCI | 3.6   | 0.45  | VCCI − 0.45 | 8   | 8   | 44                  | 35                  | 10               | 10               |


**Notes:**

1. IIL is the input leakage current per I/O pin over recommended operation conditions where  $-0.3\text{ V} < V_{IN} < V_{IL}$ .
2. IIH is the input leakage current per I/O pin over recommended operating conditions  $V_{IH} < V_{IN} < V_{CCI}$ . Input current is larger when operating outside recommended ranges
3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
4. Currents are measured at 85°C junction temperature.
5. Software default selection highlighted in gray.

## Output Enable Register



**Figure 2-19 • Output Enable Register Timing Diagram**



**Figure 2-21 • Input DDR Timing Diagram**

### Timing Characteristics

**Table 2-102 • Input DDR Propagation Delays**

Commercial-Case Conditions:  $T_J = 70^{\circ}\text{C}$ , Worst Case  $V_{CC} = 1.425\text{ V}$

| Parameter                | Description                                          | -2   | -1   | Std. | Units |
|--------------------------|------------------------------------------------------|------|------|------|-------|
| $t_{\text{DDRICKQ1}}$    | Clock-to-Out Out_QR for Input DDR                    | 0.27 | 0.31 | 0.37 | ns    |
| $t_{\text{DDRICKQ2}}$    | Clock-to-Out Out_QF for Input DDR                    | 0.39 | 0.44 | 0.52 | ns    |
| $t_{\text{DDRISUD}}$     | Data Setup for Input DDR (Fall)                      | 0.25 | 0.28 | 0.33 | ns    |
|                          | Data Setup for Input DDR (Rise)                      | 0.25 | 0.28 | 0.33 | ns    |
| $t_{\text{DDRIMHD}}$     | Data Hold for Input DDR (Fall)                       | 0.00 | 0.00 | 0.00 | ns    |
|                          | Data Hold for Input DDR (Rise)                       | 0.00 | 0.00 | 0.00 | ns    |
| $t_{\text{DDRIMCLR2Q1}}$ | Asynchronous Clear-to-Out Out_QR for Input DDR       | 0.46 | 0.53 | 0.62 | ns    |
| $t_{\text{DDRIMCLR2Q2}}$ | Asynchronous Clear-to-Out Out_QF for Input DDR       | 0.57 | 0.65 | 0.76 | ns    |
| $t_{\text{DDRIMCLR}}$    | Asynchronous Clear Removal time for Input DDR        | 0.00 | 0.00 | 0.00 | ns    |
| $t_{\text{DDRIMCLR}}$    | Asynchronous Clear Recovery time for Input DDR       | 0.22 | 0.25 | 0.30 | ns    |
| $t_{\text{DDRIMCLR}}$    | Asynchronous Clear Minimum Pulse Width for Input DDR | 0.22 | 0.25 | 0.30 | ns    |
| $t_{\text{DDRICKMPWH}}$  | Clock Minimum Pulse Width High for Input DDR         | 0.36 | 0.41 | 0.48 | ns    |
| $t_{\text{DDRICKMPWL}}$  | Clock Minimum Pulse Width Low for Input DDR          | 0.32 | 0.37 | 0.43 | ns    |
| $F_{\text{DDRIMAX}}$     | Maximum Frequency for Input DDR                      | 350  | 309  | 263  | MHz   |

**Note:** For specific junction temperature and voltage-supply levels, refer to Table 2-6 on page 2-6 for derating values.

## Timing Characteristics

**Table 2-105 • Combinatorial Cell Propagation Delays**


Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$

| Combinatorial Cell | Equation                  | Parameter | -2   | -1   | Std. | Units |
|--------------------|---------------------------|-----------|------|------|------|-------|
| INV                | $Y = !A$                  | $t_{PD}$  | 0.40 | 0.46 | 0.54 | ns    |
| AND2               | $Y = A \cdot B$           | $t_{PD}$  | 0.47 | 0.54 | 0.63 | ns    |
| NAND2              | $Y = !(A \cdot B)$        | $t_{PD}$  | 0.47 | 0.54 | 0.63 | ns    |
| OR2                | $Y = A + B$               | $t_{PD}$  | 0.49 | 0.55 | 0.65 | ns    |
| NOR2               | $Y = !(A + B)$            | $t_{PD}$  | 0.49 | 0.55 | 0.65 | ns    |
| XOR2               | $Y = A \oplus B$          | $t_{PD}$  | 0.74 | 0.84 | 0.99 | ns    |
| MAJ3               | $Y = \text{MAJ}(A, B, C)$ | $t_{PD}$  | 0.70 | 0.79 | 0.93 | ns    |
| XOR3               | $Y = A \oplus B \oplus C$ | $t_{PD}$  | 0.87 | 1.00 | 1.17 | ns    |
| MUX2               | $Y = A !S + B S$          | $t_{PD}$  | 0.51 | 0.58 | 0.68 | ns    |
| AND3               | $Y = A \cdot B \cdot C$   | $t_{PD}$  | 0.56 | 0.64 | 0.75 | ns    |


**Note:** For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

## VersaTile Specifications as a Sequential Module

The ProASIC3 library offers a wide variety of sequential cells, including flip-flops and latches. Each has a data input and optional enable, clear, or preset. In this section, timing characteristics are presented for a representative sample from the library. For more details, refer to the [Fusion](#), [IGLOO/e](#), and [ProASIC3/E Macro Library Guide](#).




**Figure 2-26 • Sample of Sequential Cells**




**Note:** Peak-to-peak jitter measurements are defined by  $T_{\text{peak-to-peak}} = T_{\text{period\_max}} - T_{\text{period\_min}}$ .

**Figure 2-29 • Peak-to-Peak Jitter Definition**

## Timing Waveforms



**Figure 2-37 • FIFO Read**



**Figure 2-38 • FIFO Write**


---

## 4 – Package Pin Assignments

---

### QN48 – Bottom View

---



*Note:* The die attach paddle center of the package is tied to ground (GND).


---

#### **Note**

For more information on package drawings, see [PD3068: Package Mechanical Drawings](#).

## TQ144 – Top View

---



---

### Note

For more information on package drawings, see [PD3068: Package Mechanical Drawings](#).

| FG144      |                 |
|------------|-----------------|
| Pin Number | A3P060 Function |
| A1         | GNDQ            |
| A2         | VMV0            |
| A3         | GAB0/IO04RSB0   |
| A4         | GAB1/IO05RSB0   |
| A5         | IO08RSB0        |
| A6         | GND             |
| A7         | IO11RSB0        |
| A8         | VCC             |
| A9         | IO16RSB0        |
| A10        | GBA0/IO23RSB0   |
| A11        | GBA1/IO24RSB0   |
| A12        | GNDQ            |
| B1         | GAB2/IO53RSB1   |
| B2         | GND             |
| B3         | GAA0/IO02RSB0   |
| B4         | GAA1/IO03RSB0   |
| B5         | IO00RSB0        |
| B6         | IO10RSB0        |
| B7         | IO12RSB0        |
| B8         | IO14RSB0        |
| B9         | GBB0/IO21RSB0   |
| B10        | GBB1/IO22RSB0   |
| B11        | GND             |
| B12        | VMV0            |
| C1         | IO95RSB1        |
| C2         | GFA2/IO83RSB1   |
| C3         | GAC2/IO94RSB1   |
| C4         | VCC             |
| C5         | IO01RSB0        |
| C6         | IO09RSB0        |
| C7         | IO13RSB0        |
| C8         | IO15RSB0        |
| C9         | IO17RSB0        |
| C10        | GBA2/IO25RSB0   |
| C11        | IO26RSB0        |
| C12        | GBC2/IO29RSB0   |

| FG144      |                 |
|------------|-----------------|
| Pin Number | A3P060 Function |
| D1         | IO91RSB1        |
| D2         | IO92RSB1        |
| D3         | IO93RSB1        |
| D4         | GAA2/IO51RSB1   |
| D5         | GAC0/IO06RSB0   |
| D6         | GAC1/IO07RSB0   |
| D7         | GBC0/IO19RSB0   |
| D8         | GBC1/IO20RSB0   |
| D9         | GBB2/IO27RSB0   |
| D10        | IO18RSB0        |
| D11        | IO28RSB0        |
| D12        | GCB1/IO37RSB0   |
| E1         | VCC             |
| E2         | GFC0/IO88RSB1   |
| E3         | GFC1/IO89RSB1   |
| E4         | VCCIB1          |
| E5         | IO52RSB1        |
| E6         | VCCIB0          |
| E7         | VCCIB0          |
| E8         | GCC1/IO35RSB0   |
| E9         | VCCIB0          |
| E10        | VCC             |
| E11        | GCA0/IO40RSB0   |
| E12        | IO30RSB0        |
| F1         | GFB0/IO86RSB1   |
| F2         | VCOMPLF         |
| F3         | GFB1/IO87RSB1   |
| F4         | IO90RSB1        |
| F5         | GND             |
| F6         | GND             |
| F7         | GND             |
| F8         | GCC0/IO36RSB0   |
| F9         | GCB0/IO38RSB0   |
| F10        | GND             |
| F11        | GCA1/IO39RSB0   |
| F12        | GCA2/IO41RSB0   |

| FG144      |                 |
|------------|-----------------|
| Pin Number | A3P060 Function |
| G1         | GFA1/IO84RSB1   |
| G2         | GND             |
| G3         | VCCPLF          |
| G4         | GFA0/IO85RSB1   |
| G5         | GND             |
| G6         | GND             |
| G7         | GND             |
| G8         | GDC1/IO45RSB0   |
| G9         | IO32RSB0        |
| G10        | GCC2/IO43RSB0   |
| G11        | IO31RSB0        |
| G12        | GCB2/IO42RSB0   |
| H1         | VCC             |
| H2         | GFB2/IO82RSB1   |
| H3         | GFC2/IO81RSB1   |
| H4         | GEC1/IO77RSB1   |
| H5         | VCC             |
| H6         | IO34RSB0        |
| H7         | IO44RSB0        |
| H8         | GDB2/IO55RSB1   |
| H9         | GDC0/IO46RSB0   |
| H10        | VCCIB0          |
| H11        | IO33RSB0        |
| H12        | VCC             |
| J1         | GEB1/IO75RSB1   |
| J2         | IO78RSB1        |
| J3         | VCCIB1          |
| J4         | GEC0/IO76RSB1   |
| J5         | IO79RSB1        |
| J6         | IO80RSB1        |
| J7         | VCC             |
| J8         | TCK             |
| J9         | GDA2/IO54RSB1   |
| J10        | TDO             |
| J11        | GDA1/IO49RSB0   |
| J12        | GDB1/IO47RSB0   |

| FG256      |                 |
|------------|-----------------|
| Pin Number | A3P250 Function |
| P9         | IO76RSB2        |
| P10        | IO71RSB2        |
| P11        | IO66RSB2        |
| P12        | NC              |
| P13        | TCK             |
| P14        | VPUMP           |
| P15        | TRST            |
| P16        | GDA0/IO60VDB1   |
| R1         | GEA1/IO98PDB3   |
| R2         | GEA0/IO98NDB3   |
| R3         | NC              |
| R4         | GEC2/IO95RSB2   |
| R5         | IO91RSB2        |
| R6         | IO88RSB2        |
| R7         | IO84RSB2        |
| R8         | IO80RSB2        |
| R9         | IO77RSB2        |
| R10        | IO72RSB2        |
| R11        | IO68RSB2        |
| R12        | IO65RSB2        |
| R13        | GDB2/IO62RSB2   |
| R14        | TDI             |
| R15        | NC              |
| R16        | TDO             |
| T1         | GND             |
| T2         | IO94RSB2        |
| T3         | GEB2/IO96RSB2   |
| T4         | IO93RSB2        |
| T5         | IO90RSB2        |
| T6         | IO87RSB2        |
| T7         | IO83RSB2        |
| T8         | IO79RSB2        |
| T9         | IO78RSB2        |
| T10        | IO73RSB2        |
| T11        | IO70RSB2        |
| T12        | GDC2/IO63RSB2   |

| FG256      |                 |
|------------|-----------------|
| Pin Number | A3P250 Function |
| T13        | IO67RSB2        |
| T14        | GDA2/IO61RSB2   |
| T15        | TMS             |
| T16        | GND             |

| FG256      |                 |
|------------|-----------------|
| Pin Number | A3P600 Function |
| P9         | IO107RSB2       |
| P10        | IO104RSB2       |
| P11        | IO97RSB2        |
| P12        | VMV1            |
| P13        | TCK             |
| P14        | VPUMP           |
| P15        | TRST            |
| P16        | GDA0/IO88NDB1   |
| R1         | GEA1/IO144PDB3  |
| R2         | GEA0/IO144NDB3  |
| R3         | IO139RSB2       |
| R4         | GEC2/IO141RSB2  |
| R5         | IO132RSB2       |
| R6         | IO127RSB2       |
| R7         | IO121RSB2       |
| R8         | IO114RSB2       |
| R9         | IO109RSB2       |
| R10        | IO105RSB2       |
| R11        | IO98RSB2        |
| R12        | IO96RSB2        |
| R13        | GDB2/IO90RSB2   |
| R14        | TDI             |
| R15        | GNDQ            |
| R16        | TDO             |
| T1         | GND             |
| T2         | IO137RSB2       |
| T3         | GEB2/IO142RSB2  |
| T4         | IO134RSB2       |
| T5         | IO125RSB2       |
| T6         | IO123RSB2       |
| T7         | IO118RSB2       |
| T8         | IO115RSB2       |
| T9         | IO111RSB2       |
| T10        | IO106RSB2       |
| T11        | IO102RSB2       |
| T12        | GDC2/IO91RSB2   |

| FG256      |                 |
|------------|-----------------|
| Pin Number | A3P600 Function |
| T13        | IO93RSB2        |
| T14        | GDA2/IO89RSB2   |
| T15        | TMS             |
| T16        | GND             |

| FG484      |                  |
|------------|------------------|
| Pin Number | A3P1000 Function |
| Y15        | VCC              |
| Y16        | NC               |
| Y17        | NC               |
| Y18        | GND              |
| Y19        | NC               |
| Y20        | NC               |
| Y21        | NC               |
| Y22        | VCCIB1           |
| AA1        | GND              |
| AA2        | VCCIB3           |
| AA3        | NC               |
| AA4        | IO181RSB2        |
| AA5        | IO178RSB2        |
| AA6        | IO175RSB2        |
| AA7        | IO169RSB2        |
| AA8        | IO166RSB2        |
| AA9        | IO160RSB2        |
| AA10       | IO152RSB2        |
| AA11       | IO146RSB2        |
| AA12       | IO139RSB2        |
| AA13       | IO133RSB2        |
| AA14       | NC               |
| AA15       | NC               |
| AA16       | IO122RSB2        |
| AA17       | IO119RSB2        |
| AA18       | IO117RSB2        |
| AA19       | NC               |
| AA20       | NC               |
| AA21       | VCCIB1           |
| AA22       | GND              |
| AB1        | GND              |
| AB2        | GND              |
| AB3        | VCCIB2           |
| AB4        | IO180RSB2        |
| AB5        | IO176RSB2        |
| AB6        | IO173RSB2        |

| FG484      |                  |
|------------|------------------|
| Pin Number | A3P1000 Function |
| AB7        | IO167RSB2        |
| AB8        | IO162RSB2        |
| AB9        | IO156RSB2        |
| AB10       | IO150RSB2        |
| AB11       | IO145RSB2        |
| AB12       | IO144RSB2        |
| AB13       | IO132RSB2        |
| AB14       | IO127RSB2        |
| AB15       | IO126RSB2        |
| AB16       | IO123RSB2        |
| AB17       | IO121RSB2        |
| AB18       | IO118RSB2        |
| AB19       | NC               |
| AB20       | VCCIB2           |
| AB21       | GND              |
| AB22       | GND              |

| Revision                                                                 | Changes                                                                                                                                                                                                                                  | Page                   |
|--------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|
| <b>Revision 2 (cont'd)</b>                                               | The "ProASIC3 FPGAs Package Sizes Dimensions" table is new.                                                                                                                                                                              | III                    |
|                                                                          | In the "ProASIC3 Ordering Information", the QN package measurements were updated to include both 0.4 mm and 0.5 mm.                                                                                                                      | IV                     |
|                                                                          | In the General Description section the number of I/Os was updated from 288 to 300.                                                                                                                                                       | 1-1                    |
|                                                                          | The "QN68 – Bottom View" section is new.                                                                                                                                                                                                 | 4-3                    |
| Packaging v1.2                                                           |                                                                                                                                                                                                                                          |                        |
| <b>Revision 1 (Feb 2008)</b><br>DC and Switching<br>Characteristics v1.1 | In Table 2-2 • Recommended Operating Conditions 1, $T_J$ was listed in the symbol column and was incorrect. It was corrected and changed to $T_A$ .                                                                                      | 2-2                    |
|                                                                          | In Table 2-3 • Flash Programming Limits – Retention, Storage and Operating Temperature, Maximum Operating Junction Temperature was changed from 110°C to 100°C for both commercial and industrial grades.                                | 2-3                    |
|                                                                          | The "PLL Behavior at Brownout Condition" section is new.                                                                                                                                                                                 | 2-4                    |
|                                                                          | In the "PLL Contribution—PPLL" section, the following was deleted:<br>FCLKIN is the input clock frequency.                                                                                                                               | 2-14                   |
|                                                                          | In Table 2-21 • Summary of Maximum and Minimum DC Input Levels, the note was incorrect. It previously said $T_J$ and it was corrected and changed to $T_A$ .                                                                             | 2-21                   |
|                                                                          | In Table 2-115 • ProASIC3 CCC/PLL Specification, the SCLK parameter and note 1 are new.                                                                                                                                                  | 2-90                   |
|                                                                          | Table 2-125 • JTAG 1532 was populated with the parameter data, which was not in the previous version of the document.                                                                                                                    | 2-108                  |
|                                                                          | In the "VQ100" A3P030 pin table, the function of pin 63 was incorrect and changed from IO39RSB0 to GDB0/IO38RSB0.                                                                                                                        | 4-19                   |
| Packaging v1.1                                                           |                                                                                                                                                                                                                                          |                        |
| <b>Revision 0 (Jan 2008)</b>                                             | This document was previously in datasheet v2.2. As a result of moving to the handbook format, Actel has restarted the version numbers.                                                                                                   | N/A                    |
| v2.2<br>(July 2007)                                                      | The M7 and M1 device part numbers have been updated in Table 1 • ProASIC3 Product Family, "I/Os Per Package", "Automotive ProASIC3 Ordering Information", "Temperature Grade Offerings", and "Speed Grade and Temperature Grade Matrix". | i, ii, iii,<br>iii, iv |
|                                                                          | The words "ambient temperature" were added to the temperature range in the "Automotive ProASIC3 Ordering Information", "Temperature Grade Offerings", and "Speed Grade and Temperature Grade Matrix" sections.                           | iii, iv                |
|                                                                          | The $T_J$ parameter in Table 3-2 • Recommended Operating Conditions was changed to $T_A$ , ambient temperature, and table notes 4–6 were added.                                                                                          | 3-2                    |
| v2.1<br>(May 2007)                                                       | In the "Clock Conditioning Circuit (CCC) and PLL" section, the Wide Input Frequency Range (1.5 MHz to 200 MHz) was changed to (1.5 MHz to 350 MHz).                                                                                      | i                      |
|                                                                          | The "Clock Conditioning Circuit (CCC) and PLL" section was updated.                                                                                                                                                                      | i                      |
|                                                                          | In the "I/Os Per Package" section, the A3P030, A3P060, A3P125, ACP250, and A3P600 device I/Os were updated.                                                                                                                              | ii                     |
|                                                                          | Table 3-5 • Package Thermal Resistivities was updated with A3P1000 information. The note below the table is also new.                                                                                                                    | 3-5                    |

| Revision     | Changes                                                                                                                     | Page         |
|--------------|-----------------------------------------------------------------------------------------------------------------------------|--------------|
| Advance v0.3 | The "PLL Macro" section was updated. EXTFB information was removed from this section.                                       | 2-15         |
|              | The CCC Output Peak-to-Peak Period Jitter $F_{CCC\_OUT}$ was updated in Table 2-11 • ProASIC3 CCC/PLL Specification         | 2-29         |
|              | EXTFB was removed from Figure 2-27 • CCC/PLL Macro.                                                                         | 2-28         |
|              | Table 2-13 • ProASIC3 I/O Features was updated.                                                                             | 2-30         |
|              | The "Hot-Swap Support" section was updated.                                                                                 | 2-33         |
|              | The "Cold-Sparing Support" section was updated.                                                                             | 2-34         |
|              | "Electrostatic Discharge (ESD) Protection" section was updated.                                                             | 2-35         |
|              | The LVPECL specification in Table 2-43 • I/O Hot-Swap and 5 V Input Tolerance Capabilities in ProASIC3 Devices was updated. | 2-64         |
|              | In the Bank 1 area of Figure 2-72, VMV2 was changed to VMV1 and VCCIB2 was changed to VCC <sub>I</sub> B1.                  | 2-97         |
|              | The VJTAG and I/O pin descriptions were updated in the "Pin Descriptions" section.                                          | 2-50         |
|              | The "JTAG Pins" section was updated.                                                                                        | 2-51         |
|              | "128-Bit AES Decryption" section was updated to include M7 device information.                                              | 2-53         |
|              | Table 3-6 was updated.                                                                                                      | 3-6          |
|              | Table 3-7 was updated.                                                                                                      | 3-6          |
|              | In Table 3-11, PAC4 was updated.                                                                                            | 3-93-8       |
|              | Table 3-20 was updated.                                                                                                     | 3-20         |
|              | The note in Table 3-32 was updated.                                                                                         | 3-27         |
|              | All Timing Characteristics tables were updated from LVTTTL to Register Delays                                               | 3-31 to 3-73 |
|              | The Timing Characteristics for RAM4K9, RAM512X18, and FIFO were updated.                                                    | 3-85 to 3-90 |
|              | $F_{TCKMAX}$ was updated in Table 3-110.                                                                                    | 3-97         |
| Advance v0.2 | Figure 2-11 was updated.                                                                                                    | 2-9          |
|              | The "Clock Resources (VersaNets)" section was updated.                                                                      | 2-9          |
|              | The "VersaNet Global Networks and Spine Access" section was updated.                                                        | 2-9          |
|              | The "PLL Macro" section was updated.                                                                                        | 2-15         |
|              | Figure 2-27 was updated.                                                                                                    | 2-28         |
|              | Figure 2-20 was updated.                                                                                                    | 2-19         |
|              | Table 2-5 was updated.                                                                                                      | 2-25         |
|              | Table 2-6 was updated.                                                                                                      | 2-25         |
|              | The "FIFO Flag Usage Considerations" section was updated.                                                                   | 2-27         |
|              | Table 2-13 was updated.                                                                                                     | 2-30         |
|              | Figure 2-24 was updated.                                                                                                    | 2-31         |
|              | The "Cold-Sparing Support" section is new.                                                                                  | 2-34         |