

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	34
Number of Gates	30000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	48-VFQFN Exposed Pad
Supplier Device Package	48-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a3p030-qng48i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



ProASIC3 Device Family Overview ProASIC3 DC and Switching Characteristics Pin Descriptions Package Pin Assignments QN68 – Bottom View4-3 **Datasheet Information**



User Nonvolatile FlashROM

ProASIC3 devices have 1 kbit of on-chip, user-accessible, nonvolatile FlashROM. The FlashROM can be used in diverse system applications:

- · Internet protocol addressing (wireless or fixed)
- System calibration settings
- · Device serialization and/or inventory control
- Subscription-based business models (for example, set-top boxes)
- · Secure key storage for secure communications algorithms
- Asset management/tracking
- Date stamping
- · Version management

The FlashROM is written using the standard ProASIC3 IEEE 1532 JTAG programming interface. The core can be individually programmed (erased and written), and on-chip AES decryption can be used selectively to securely load data over public networks (except in the A3P015 and A3P030 devices), as in security keys stored in the FlashROM for a user design.

The FlashROM can be programmed via the JTAG programming interface, and its contents can be read back either through the JTAG programming interface or via direct FPGA core addressing. Note that the FlashROM can only be programmed from the JTAG interface and cannot be programmed from the internal logic array.

The FlashROM is programmed as 8 banks of 128 bits; however, reading is performed on a byte-by-byte basis using a synchronous interface. A 7-bit address from the FPGA core defines which of the 8 banks and which of the 16 bytes within that bank are being read. The three most significant bits (MSBs) of the FlashROM address determine the bank, and the four least significant bits (LSBs) of the FlashROM address define the byte.

The ProASIC3 development software solutions, Libero[®] System-on-Chip (SoC) and Designer, have extensive support for the FlashROM. One such feature is auto-generation of sequential programming files for applications requiring a unique serial number in each part. Another feature allows the inclusion of static data for system version control. Data for the FlashROM can be generated quickly and easily using Libero SoC and Designer software tools. Comprehensive programming file support is also included to allow for easy programming of large numbers of parts with differing FlashROM contents.

SRAM and FIFO

ProASIC3 devices (except the A3P015 and A3P030 devices) have embedded SRAM blocks along their north and south sides. Each variable-aspect-ratio SRAM block is 4,608 bits in size. Available memory configurations are 256×18, 512×9, 1k×4, 2k×2, and 4k×1 bits. The individual blocks have independent read and write ports that can be configured with different bit widths on each port. For example, data can be sent through a 4-bit port and read as a single bitstream. The embedded SRAM blocks can be initialized via the device JTAG port (ROM emulation mode) using the UJTAG macro (except in A3P015 and A3P030 devices).

In addition, every SRAM block has an embedded FIFO control unit. The control unit allows the SRAM block to be configured as a synchronous FIFO without using additional core VersaTiles. The FIFO width and depth are programmable. The FIFO also features programmable Almost Empty (AEMPTY) and Almost Full (AFULL) flags in addition to the normal Empty and Full flags. The embedded FIFO control unit contains the counters necessary for generation of the read and write address pointers. The embedded SRAM/FIFO blocks can be cascaded to create larger configurations.

PLL and CCC

ProASIC3 devices provide designers with very flexible clock conditioning capabilities. Each member of the ProASIC3 family contains six CCCs. One CCC (center west side) has a PLL. The A3P015 and A3P030 devices do not have a PLL.


The six CCC blocks are located at the four corners and the centers of the east and west sides.

All six CCC blocks are usable; the four corner CCCs and the east CCC allow simple clock delay operations as well as clock spine access.

The inputs of the six CCC blocks are accessible from the FPGA core or from one of several inputs located near the CCC that have dedicated connections to the CCC block.

1-5 Revision 18





Note: HTR time is the period during which you would not expect a verify failure due to flash cell leakage.

Figure 2-1 • High-Temperature Data Retention (HTR)

Table 2-3 • Flash Programming Limits – Retention, Storage and Operating Temperature¹

Product Grade	Programming Cycles	Program Retention (biased/unbiased)	Maximum Storage Temperature T _{STG} (°C)	Maximum Operating Junction Temperature T _J (°C) ²
Commercial	500	20 years	110	100
Industrial	500	20 years	110	100

- This is a stress rating only; functional operation at any condition other than those indicated is not implied.

 These limits apply for program/data retention only. Refer to Table 2-1 on page 2-1 and Table 2-2 for device operating conditions and absolute limits.

Table 2-4 • Overshoot and Undershoot Limits 1

VCCI and VMV	Average VCCI–GND Overshoot or Undershoot Duration as a Percentage of Clock Cycle ²	Maximum Overshoot/ Undershoot ²
2.7 V or less	10%	1.4 V
	5%	1.49 V
3 V	10%	1.1 V
	5%	1.19 V
3.3 V	10%	0.79 V
	5%	0.88 V
3.6 V	10%	0.45 V
	5%	0.54 V

Notes:

- 1. Based on reliability requirements at 85°C.
- 2. The duration is allowed at one out of six clock cycles. If the overshoot/undershoot occurs at one out of two cycles, the maximum overshoot/undershoot has to be reduced by 0.15 V.
- 3. This table does not provide PCI overshoot/undershoot limits.

2-3 Revision 18



I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Commercial and Industrial)

Sophisticated power-up management circuitry is designed into every ProASIC®3 device. These circuits ensure easy transition from the powered-off state to the powered-up state of the device. The many different supplies can power up in any sequence with minimized current spikes or surges.

In addition, the I/O will be in a known state through the power-up sequence. The basic principle is shown in Figure 2-2 on page 2-5.

There are five regions to consider during power-up.

ProASIC3 I/Os are activated only if ALL of the following three conditions are met:

- 1. VCC and VCCI are above the minimum specified trip points (Figure 2-2 on page 2-5).
- 2. VCCI > VCC 0.75 V (typical)
- 3. Chip is in the operating mode.

VCCI Trip Point:

Ramping up: 0.6 V < trip_point_up < 1.2 V Ramping down: 0.5 V < trip_point_down < 1.1 V

VCC Trip Point:

Ramping up: 0.6 V < trip_point_up < 1.1 V Ramping down: 0.5 V < trip_point_down < 1 V

VCC and VCCI ramp-up trip points are about 100 mV higher than ramp-down trip points. This specifically built-in hysteresis prevents undesirable power-up oscillations and current surges. Note the following:

- During programming, I/Os become tristated and weakly pulled up to VCCI.
- JTAG supply, PLL power supplies, and charge pump VPUMP supply have no influence on I/O behavior.

PLL Behavior at Brownout Condition

Microsemi recommends using monotonic power supplies or voltage regulators to ensure proper power-up behavior. Power ramp-up should be monotonic at least until VCC and VCCPLLX exceed brownout activation levels. The VCC activation level is specified as 1.1 V worst-case (see Figure 2-2 on page 2-5 for more details).

When PLL power supply voltage and/or VCC levels drop below the VCC brownout levels (0.75 V \pm 0.25 V), the PLL output lock signal goes low and/or the output clock is lost. Refer to the "Power-Up/Down Behavior of Low Power Flash Devices" chapter of the *ProASIC3 FPGA Fabric User's Guide* for information on clock and lock recovery.

Internal Power-Up Activation Sequence

- 1. Core
- 2. Input buffers

Output buffers, after 200 ns delay from input buffer activation.

Thermal Characteristics

Introduction

The temperature variable in the Microsemi Designer software refers to the junction temperature, not the ambient temperature. This is an important distinction because dynamic and static power consumption cause the chip junction to be higher than the ambient temperature.

EQ can be used to calculate junction temperature.

```
T_{.I} = Junction Temperature = \Delta T + T_A
```

where:

T_A = Ambient Temperature

 ΔT = Temperature gradient between junction (silicon) and ambient ΔT = θ_{ia} * P

 θ_{ia} = Junction-to-ambient of the package. θ_{ia} numbers are located in Table 2-5 on page 2-6.

P = Power dissipation



Table 2-20 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions—Software Default Settings

Applicable to Standard I/O Banks

		Equiv.			VIL	VIH		VOL	VOL VOH		
I/O Standard	Drive Strength	Software Default Drive Strength Option ²	Slew	Min V	Max V	Min V	Max V	Max V	Min V	IOL ¹ mA	IOH ¹ mA
3.3 V LVTTL / 3.3 V LVCMOS	8 mA	8 mA	High	-0.3	0.8	2	3.6	0.4	2.4	8	8
3.3 V LVCMOS Wide Range ³	100 μΑ	8 mA	High	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	0.1	0.1
2.5 V LVCMOS	8 mA	8 mA	High	-0.3	0.7	1.7	2.7	0.7	1.7	8	8
1.8 V LVCMOS	4 mA	4 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI - 0.45	4	4
1.5 V LVCMOS	2 mA	2 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	2	2

Notes:

- 1. Currents are measured at 85°C junction temperature.
- 2. 3.3 V LVCMOS wide range is applicable to 100 μA drive strength only. The configuration will NOT operate at the equivalent software default drive strength. These values are for Normal Ranges ONLY.
- 3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

Table 2-21 • Summary of Maximum and Minimum DC Input Levels
Applicable to Commercial and Industrial Conditions

	Comn	nercial ¹	Indus	strial ²
	IIL ³	IIH ⁴	IIL ³	IIH ⁴
DC I/O Standards	μΑ	μΑ	μΑ	μΑ
3.3 V LVTTL / 3.3 V LVCMOS	10	10	15	15
3.3 V LVCMOS Wide Range	10	10	15	15
2.5 V LVCMOS	10	10	15	15
1.8 V LVCMOS	10	10	15	15
1.5 V LVCMOS	10	10	15	15
3.3 V PCI	10	10	15	15
3.3 V PCI-X	10	10	15	15

Notes:

- 1. Commercial range (0°C < T_A < 70°C)
- 2. Industrial range (-40° C < T_A < 85° C)
- 3. IIL is the input leakage current per I/O pin over recommended operation conditions where $-0.3V < V_{IN} < V_{IL}$.
- 4. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

2-21 Revision 18



I/O DC Characteristics

Table 2-27 • Input Capacitance

Symbol	Definition	Conditions	Min	Max	Units
C _{IN}	Input capacitance	VIN = 0, f = 1.0 MHz	-	8	pF
C _{INCLK}	Input capacitance on the clock pin	VIN = 0, f = 1.0 MHz	_	8	pF

Table 2-28 • I/O Output Buffer Maximum Resistances¹
Applicable to Advanced I/O Banks

Standard	Drive Strength	R _{PULL-DOWN} (Ω) ²	$R_{PULL-UP}(\Omega)^3$
3.3 V LVTTL / 3.3 V LVCMOS	2 mA	100	300
	4 mA	100	300
	6 mA	50	150
	8 mA	50	150
	12 mA	25	75
	16 mA	17	50
	24 mA	11	33
3.3 V LVCMOS Wide Range ⁴	100 μΑ	Same as regular 3.3 V LVCMOS	Same as regular 3.3 V LVCMOS
2.5 V LVCMOS	2 mA	100	200
	4 mA	100	200
	6 mA	50	100
	8 mA	50	100
	12 mA	25	50
	16 mA	20	40
	24 mA	11	22
1.8 V LVCMOS	2 mA	200	225
	4 mA	100	112
	6 mA	50	56
	8 mA	50	56
	12 mA	20	22
	16 mA	20	22
1.5 V LVCMOS	2 mA	200	224
	4 mA	100	112
	6 mA	67	75
	8 mA	33	37
	12 mA	33	37
3.3 V PCI/PCI-X	Per PCI/PCI-X specification	25	75

Notes:

- These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on VCCI, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located at http://www.microsemi.com/soc/download/ibis/default.aspx.
- 2. $R_{(PULL-DOWN-MAX)} = (VOLspec) / IOLspec$
- 3. $R_{(PULL-UP-MAX)} = (VCCImax VOHspec) / IOHspec$
- 4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.



Table 2-34 • I/O Short Currents IOSH/IOSL
Applicable to Standard I/O Banks

	Drive Strength	IOSL (mA) ¹	IOSH (mA) ¹
3.3 V LVTTL / 3.3 V LVCMOS	2 mA	27	25
	4 mA	27	25
	6 mA	54	51
	8 mA	54	51
3.3 V LVCMOS Wide Range ²	100 μΑ	Same as regular 3.3 V LVCMOS	Same as regular 3.3 V LVCMOS
2.5 V LVCMOS	2 mA	18	16
	4 mA	18	16
	6 mA	37	32
	8 mA	37	32
1.8 V LVCMOS	2 mA	11	9
	4 mA	22	17
1.5 V LVCMOS	2 mA	16	13

Notes:

- 1. $T_J = 100^{\circ}C$
- Applicable to 3.3 V LVCMOS Wide Range. I_{OSL}/I_{OSH} dependent on the I/O buffer drive strength selected for wide range applications. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

The length of time an I/O can withstand IOSH/IOSL events depends on the junction temperature. The reliability data below is based on a 3.3 V, 12 mA I/O setting, which is the worst case for this type of analysis.

For example, at 100°C, the short current condition would have to be sustained for more than six months to cause a reliability concern. The I/O design does not contain any short circuit protection, but such protection would only be needed in extremely prolonged stress conditions.

Table 2-35 • Duration of Short Circuit Event Before Failure

Temperature	Time before Failure
-40°C	> 20 years
0°C	> 20 years
25°C	> 20 years
70°C	5 years
85°C	2 years
100°C	0.5 years

Table 2-36 • I/O Input Rise Time, Fall Time, and Related I/O Reliability

Input Buffer	Input Rise/Fall Time (min)	Input Rise/Fall Time (max)	Reliability
LVTTL/LVCMOS	No requirement	10 ns *	20 years (110°C)
LVDS/B-LVDS/ M-LVDS/LVPECL	No requirement	10 ns *	10 years (100°C)

Note: *The maximum input rise/fall time is related to the noise induced into the input buffer trace. If the noise is low, then the rise time and fall time of input buffers can be increased beyond the maximum value. The longer the rise/fall times, the more susceptible the input signal is to the board noise. Microsemi recommends signal integrity evaluation/characterization of the system to ensure that there is no excessive noise coupling into input signals.

2-31 Revision 18



Single-Ended I/O Characteristics

3.3 V LVTTL / 3.3 V LVCMOS

Low-Voltage Transistor–Transistor Logic (LVTTL) is a general-purpose standard (EIA/JESD) for 3.3 V applications. It uses an LVTTL input buffer and push-pull output buffer.

Table 2-37 • Minimum and Maximum DC Input and Output Levels
Applicable to Advanced I/O Banks

3.3 V LVTTL / 3.3 V LVCMOS	V	TL T	v	TH .	VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL ¹	IIH ²
Drive Strength	Min V	Max V	Min V	Max V	Max V	Min V	mA	mA	Max mA ³	Max mA ³	μ Α ⁴	μ Α ⁴
2 mA	-0.3	0.8	2	3.6	0.4	2.4	2	2	27	25	10	10
4 mA	-0.3	0.8	2	3.6	0.4	2.4	4	4	27	25	10	10
6 mA	-0.3	0.8	2	3.6	0.4	2.4	6	6	54	51	10	10
8 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	54	51	10	10
12 mA	-0.3	0.8	2	3.6	0.4	2.4	12	12	109	103	10	10
16 mA	-0.3	0.8	2	3.6	0.4	2.4	16	16	127	132	10	10
24 mA	-0.3	0.8	2	3.6	0.4	2.4	24	24	181	268	10	10

Notes:

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
- 3. Currents are measured at 100°C junction temperature and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.

Table 2-38 • Minimum and Maximum DC Input and Output Levels
Applicable to Standard Plus I/O Banks

3.3 V LVTTL / 3.3 V LVCMOS	V	ΊL	V	ΙΗ	VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL ¹	IIH ²
Drive Strength	Min V	Max V	Min V	Max V	Max V	Min V	mA	mA	Max mA ³	Max mA ³	μ Α ⁴	μ Α ⁴
2 mA	-0.3	0.8	2	3.6	0.4	2.4	2	2	27	25	10	10
4 mA	-0.3	0.8	2	3.6	0.4	2.4	4	4	27	25	10	10
6 mA	-0.3	0.8	2	3.6	0.4	2.4	6	6	54	51	10	10
8 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	54	51	10	10
12 mA	-0.3	0.8	2	3.6	0.4	2.4	12	12	109	103	10	10
16 mA	-0.3	0.8	2	3.6	0.4	2.4	16	16	109	103	10	10

Notes:

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
- 3. Currents are measured at 100°C junction temperature and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.



Table 2-72 • 1.8 V LVCMOS High Slew

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V

Applicable to Standard Plus I/O Banks

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zhs}	Units
2 mA	Std.	0.66	11.33	0.04	1.20	0.43	8.72	11.33	2.24	1.52	10.96	13.57	ns
	– 1	0.56	9.64	0.04	1.02	0.36	7.42	9.64	1.91	1.29	9.32	11.54	ns
	-2	0.49	8.46	0.03	0.90	0.32	6.51	8.46	1.68	1.14	8.18	10.13	ns
4 mA	Std.	0.66	6.48	0.04	1.20	0.43	5.48	6.48	2.65	2.60	7.72	8.72	ns
	– 1	0.56	5.51	0.04	1.02	0.36	4.66	5.51	2.25	2.21	6.56	7.42	ns
	-2	0.49	4.84	0.03	0.90	0.32	4.09	4.84	1.98	1.94	5.76	6.51	ns
6 mA	Std.	0.66	4.06	0.04	1.20	0.43	3.84	4.06	2.93	3.10	6.07	6.30	ns
	-1	0.56	3.45	0.04	1.02	0.36	3.27	3.45	2.49	2.64	5.17	5.36	ns
	-2	0.49	3.03	0.03	0.90	0.32	2.87	3.03	2.19	2.32	4.54	4.70	ns
8 mA	Std.	0.66	4.06	0.04	1.20	0.43	3.84	4.06	2.93	3.10	6.07	6.30	ns
	-1	0.56	3.45	0.04	1.02	0.36	3.27	3.45	2.49	2.64	5.17	5.36	ns
	-2	0.49	3.03	0.03	0.90	0.32	2.87	3.03	2.19	2.32	4.54	4.70	ns

Notes:

- 1. Software default selection highlighted in gray.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2-57 Revision 18



DDR Module Specifications

Input DDR Module




Figure 2-20 • Input DDR Timing Model

Table 2-101 • Parameter Definitions

Parameter Name	Parameter Definition	Measuring Nodes (from, to)
t _{DDRICLKQ1}	Clock-to-Out Out_QR	B, D
t _{DDRICLKQ2}	Clock-to-Out Out_QF	B, E
t _{DDRISUD}	Data Setup Time of DDR input	A, B
t _{DDRIHD}	Data Hold Time of DDR input	A, B
t _{DDRICLR2Q1}	Clear-to-Out Out_QR	C, D
t _{DDRICLR2Q2}	Clear-to-Out Out_QF	C, E
t _{DDRIREMCLR}	Clear Removal	C, B
t _{DDRIRECCLR}	Clear Recovery	C, B

2-77 Revision 18






Figure 2-21 • Input DDR Timing Diagram

Timing Characteristics

Table 2-102 • Input DDR Propagation Delays

Commercial-Case Conditions: T_J = 70°C, Worst Case VCC = 1.425 V

Parameter	Description	-2	-1	Std.	Units
t _{DDRICLKQ1}	Clock-to-Out Out_QR for Input DDR	0.27	0.31	0.37	ns
t _{DDRICLKQ2}	Clock-to-Out Out_QF for Input DDR	0.39	0.44	0.52	ns
t _{DDRISUD}	Data Setup for Input DDR (Fall)	0.25	0.28	0.33	ns
	Data Setup for Input DDR (Rise)	0.25	0.28	0.33	ns
t _{DDRIHD}	Data Hold for Input DDR (Fall)	0.00	0.00	0.00	ns
	Data Hold for Input DDR (Rise)	0.00	0.00	0.00	ns
t _{DDRICLR2Q1}	Asynchronous Clear-to-Out Out_QR for Input DDR	0.46	0.53	0.62	ns
t _{DDRICLR2Q2}	Asynchronous Clear-to-Out Out_QF for Input DDR	0.57	0.65	0.76	ns
t _{DDRIREMCLR}	Asynchronous Clear Removal time for Input DDR	0.00	0.00	0.00	ns
t _{DDRIRECCLR}	Asynchronous Clear Recovery time for Input DDR	0.22	0.25	0.30	ns
t _{DDRIWCLR}	Asynchronous Clear Minimum Pulse Width for Input DDR	0.22	0.25	0.30	ns
t _{DDRICKMPWH}	Clock Minimum Pulse Width High for Input DDR	0.36	0.41	0.48	ns
t _{DDRICKMPWL}	Clock Minimum Pulse Width Low for Input DDR	0.32	0.37	0.43	ns
F _{DDRIMAX}	Maximum Frequency for Input DDR	350	309	263	MHz

Note: For specific junction temperature and voltage-supply levels, refer to Table 2-6 on page 2-6 for derating values.



VJTAG JTAG Supply Voltage

Low power flash devices have a separate bank for the dedicated JTAG pins. The JTAG pins can be run at any voltage from 1.5 V to 3.3 V (nominal). Isolating the JTAG power supply in a separate I/O bank gives greater flexibility in supply selection and simplifies power supply and PCB design.

If the JTAG interface is neither used nor planned for use, the VJTAG pin together with the TRST pin could be tied to GND.

It should be noted that VCC is required to be powered for JTAG operation; VJTAG alone is insufficient. If a device is in a JTAG chain of interconnected boards, the board containing the device can be powered down, provided both VJTAG and VCC to the part remain powered; otherwise, JTAG signals will not be able to transition the device, even in bypass mode.

Microsemi recommends that VPUMP and VJTAG power supplies be kept separate with independent filtering capacitors rather than supplying them from a common rail.

VPUMP Programming Supply Voltage

ProASIC3 devices support single-voltage ISP of the configuration flash and FlashROM. For programming, VPUMP should be 3.3 V nominal. During normal device operation, VPUMP can be left floating or can be tied (pulled up) to any voltage between 0 V and the VPUMP maximum. Programming power supply voltage (VPUMP) range is listed in Table 2-2 on page 2-2.

When the VPUMP pin is tied to ground, it will shut off the charge pump circuitry, resulting in no sources of oscillation from the charge pump circuitry.

For proper programming, $0.01~\mu F$ and $0.33~\mu F$ capacitors (both rated at 16 V) are to be connected in parallel across VPUMP and GND, and positioned as close to the FPGA pins as possible.

Microsemi recommends that VPUMP and VJTAG power supplies be kept separate with independent filtering capacitors rather than supplying them from a common rail.

User Pins

I/O User Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Input and output signal levels are compatible with the I/O standard selected.

During programming, I/Os become tristated and weakly pulled up to V_{CCI} . With V_{CCI} , VMV, and V_{CC} supplies continuously powered up, when the device transitions from programming to operating mode, the I/Os are instantly configured to the desired user configuration.

Unused I/Os are configured as follows:

- Output buffer is disabled (with tristate value of high impedance)
- Input buffer is disabled (with tristate value of high impedance)
- Weak pull-up is programmed

GL Globals

GL I/Os have access to certain clock conditioning circuitry (and the PLL) and/or have direct access to the global network (spines). Additionally, the global I/Os can be used as regular I/Os, since they have identical capabilities. Unused GL pins are configured as inputs with pull-up resistors.

See more detailed descriptions of global I/O connectivity in the "Clock Conditioning Circuits in IGLOO and ProASIC3 Devices" chapter of the *ProASIC3 FPGA Fabric User's Guide*. All inputs labeled GC/GF are direct inputs into the quadrant clocks. For example, if GAA0 is used for an input, GAA1 and GAA2 are no longer available for input to the quadrant globals. All inputs labeled GC/GF are direct inputs into the chip-level globals, and the rest are connected to the quadrant globals. The inputs to the global network are multiplexed, and only one input can be used as a global input.

Refer to the I/O Structure section of the handbook for the device you are using for an explanation of the naming of global pins.

FF Flash*Freeze Mode Activation Pin

Flash*Freeze is available on IGLOO, ProASIC3L, and RT ProASIC3 devices. It is not supported on ProASIC3/E devices. The FF pin is a dedicated input pin used to enter and exit Flash*Freeze mode. The FF pin is active-low, has the same characteristics as a single-ended I/O, and must meet the maximum rise and fall times. When Flash*Freeze



In critical applications, an upset in the JTAG circuit could allow entrance to an undesired JTAG state. In such cases, Microsemi recommends tying off TRST to GND through a resistor placed close to the FPGA pin.

Note that to operate at all VJTAG voltages, 500 Ω to 1 k Ω will satisfy the requirements.

Special Function Pins

NC No Connect

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

DC Do Not Connect

This pin should not be connected to any signals on the PCB. These pins should be left unconnected.

Related Documents

User's Guides

ProASIC FPGA Fabric User's Guide

http://www.microsemi.com/soc/documents/PA3_UG.pdf

Packaging

The following documents provide packaging information and device selection for low power flash devices.

Product Catalog

http://www.microsemi.com/soc/documents/ProdCat PIB.pdf

Lists devices currently recommended for new designs and the packages available for each member of the family. Use this document or the datasheet tables to determine the best package for your design, and which package drawing to use.

Package Mechanical Drawings

http://www.microsemi.com/soc/documents/PckgMechDrwngs.pdf

This document contains the package mechanical drawings for all packages currently or previously supplied by Actel. Use the bookmarks to navigate to the package mechanical drawings.

Additional packaging materials are at http://www.microsemi.com/products/solutions/package/docs.aspx.



Package Pin Assignments

	CS121		CS121	CS121		
Pin Number	A3P060 Function	Pin Number	A3P060 Function	Pin Number	A3P060 Function	
A1	GNDQ	D4	IO10RSB0	G7	VCC	
A2	IO01RSB0	D5	IO11RSB0	G8	GDC0/IO46RSB0	
A3	GAA1/IO03RSB0	D6	IO18RSB0	G9	GDA1/IO49RSB0	
A4	GAC1/IO07RSB0	D7	IO32RSB0	G10	GDB0/IO48RSB0	
A5	IO15RSB0	D8	IO31RSB0	G11	GCA0/IO40RSB0	
A6	IO13RSB0	D9	GCA2/IO41RSB0	H1	IO75RSB1	
A7	IO17RSB0	D10	IO30RSB0	H2	IO76RSB1	
A8	GBB1/IO22RSB0	D11	IO33RSB0	H3	GFC2/IO78RSB1	
A9	GBA1/IO24RSB0	E1	IO87RSB1	H4	GFA2/IO80RSB1	
A10	GNDQ	E2	GFC0/IO85RSB1	H5	IO77RSB1	
A11	VMV0	E3	IO92RSB1	H6	GEC2/IO66RSB1	
B1	GAA2/IO95RSB1	E4	IO94RSB1	H7	IO54RSB1	
B2	IO00RSB0	E5	VCC	H8	GDC2/IO53RSB1	
В3	GAA0/IO02RSB0	E6	VCCIB0	H9	VJTAG	
B4	GAC0/IO06RSB0	E7	GND	H10	TRST	
B5	IO08RSB0	E8	GCC0/IO36RSB0	H11	IO44RSB0	
B6	IO12RSB0	E9	IO34RSB0	J1	GEC1/IO74RSB1	
B7	IO16RSB0	E10	GCB1/IO37RSB0	J2	GEC0/IO73RSB1	
B8	GBC1/IO20RSB0	E11	GCC1/IO35RSB0	J3	GEB1/IO72RSB1	
В9	GBB0/IO21RSB0	F1	VCOMPLF	J4	GEA0/IO69RSB1	
B10	GBB2/IO27RSB0	F2	GFB0/IO83RSB1	J5	GEB2/IO67RSB1	
B11	GBA2/IO25RSB0	F3	GFA0/IO82RSB1	J6	IO62RSB1	
C1	IO89RSB1	F4	GFC1/IO86RSB1	J7	GDA2/IO51RSB1	
C2	GAC2/IO91RSB1	F5	VCCIB1	J8	GDB2/IO52RSB1	
C3	GAB1/IO05RSB0	F6	VCC	J9	TDI	
C4	GAB0/IO04RSB0	F7	VCCIB0	J10	TDO	
C5	IO09RSB0	F8	GCB2/IO42RSB0	J11	GDC1/IO45RSB0	
C6	IO14RSB0	F9	GCC2/IO43RSB0	K1	GEB0/IO71RSB1	
C7	GBA0/IO23RSB0	F10	GCB0/IO38RSB0	K2	GEA1/IO70RSB1	
C8	GBC0/IO19RSB0	F11	GCA1/IO39RSB0	K3	GEA2/IO68RSB1	
C9	IO26RSB0	G1	VCCPLF	K4	IO64RSB1	
C10	IO28RSB0	G2	GFB2/IO79RSB1	K5	IO60RSB1	
C11	GBC2/IO29RSB0	G3	GFA1/IO81RSB1	K6	IO59RSB1	
D1	IO88RSB1	G4	GFB1/IO84RSB1	K7	IO56RSB1	
D2	IO90RSB1	G5	GND	K8	TCK	
D3	GAB2/IO93RSB1	G6	VCCIB1	K9	TMS	

4-16 Revision 18



Package Pin Assignments

TQ144			
Pin Number	A3P060 Function		
1	GAA2/IO51RSB1		
2	IO52RSB1		
3	GAB2/IO53RSB1		
4	IO95RSB1		
5	GAC2/IO94RSB1		
6	IO93RSB1		
7	IO92RSB1		
8	IO91RSB1		
9	VCC		
10	GND		
11	VCCIB1		
12	IO90RSB1		
13	GFC1/IO89RSB1		
14	GFC0/IO88RSB1		
15	GFB1/IO87RSB1		
16	GFB0/IO86RSB1		
17	VCOMPLF		
18	GFA0/IO85RSB1		
19	VCCPLF		
20	GFA1/IO84RSB1		
21	GFA2/IO83RSB1		
22	GFB2/IO82RSB1		
23	GFC2/IO81RSB1		
24	IO80RSB1		
25	IO79RSB1		
26	IO78RSB1		
27	GND		
28	VCCIB1		
29	GEC1/IO77RSB1		
30	GEC0/IO76RSB1		
31	GEB1/IO75RSB1		
32	GEB0/IO74RSB1		
33	GEA1/IO73RSB1		
34	GEA0/IO72RSB1		
35	VMV1		
36	GNDQ		

TQ144			
Pin Number	A3P060 Function		
37	NC		
38	GEA2/IO71RSB1		
39	GEB2/IO70RSB1		
40	GEC2/IO69RSB1		
41	IO68RSB1		
42	IO67RSB1		
43	IO66RSB1		
44	IO65RSB1		
45	VCC		
46	GND		
47	VCCIB1		
48	NC		
49	IO64RSB1		
50	NC		
51	IO63RSB1		
52	NC		
53	IO62RSB1		
54	NC		
55	IO61RSB1		
56	NC		
57	NC		
58	IO60RSB1		
59	IO59RSB1		
60	IO58RSB1		
61	IO57RSB1		
62	NC		
63	GND		
64	NC		
65	GDC2/IO56RSB1		
66	GDB2/IO55RSB1		
67	GDA2/IO54RSB1		
68	GNDQ		
69	TCK		
70	TDI		
71	TMS		
72	VMV1		

TQ144			
Pin Number	A3P060 Function		
73	VPUMP		
74	NC		
75	TDO		
76	TRST		
77	VJTAG		
78	GDA0/IO50RSB0		
79	GDB0/IO48RSB0		
80	GDB1/IO47RSB0		
81	VCCIB0		
82	GND		
83	IO44RSB0		
84	GCC2/IO43RSB0		
85	GCB2/IO42RSB0		
86	GCA2/IO41RSB0		
87	GCA0/IO40RSB0		
88	GCA1/IO39RSB0		
89	GCB0/IO38RSB0		
90	GCB1/IO37RSB0		
91	GCC0/IO36RSB0		
92	GCC1/IO35RSB0		
93	IO34RSB0		
94	IO33RSB0		
95	NC		
96	NC		
97	NC		
98	VCCIB0		
99	GND		
100	VCC		
101	IO30RSB0		
102	GBC2/IO29RSB0		
103	IO28RSB0		
104	GBB2/IO27RSB0		
105	IO26RSB0		
106	GBA2/IO25RSB0		
107	VMV0		
108	GNDQ		

4-24 Revision 18



FG144			
Pin Number	A3P125 Function		
K1	GEB0/IO109RSB1		
K2	GEA1/IO108RSB1		
K3	GEA0/IO107RSB1		
K4	GEA2/IO106RSB1		
K5	IO100RSB1		
K6	IO98RSB1		
K7	GND		
K8	IO73RSB1		
K9	GDC2/IO72RSB1		
K10	GND		
K11	GDA0/IO66RSB0		
K12	GDB0/IO64RSB0		
L1	GND		
L2	VMV1		
L3	GEB2/IO105RSB1		
L4	IO102RSB1		
L5	VCCIB1		
L6	IO95RSB1		
L7	IO85RSB1		
L8	IO74RSB1		
L9	TMS		
L10	VJTAG		
L11	VMV1		
L12	TRST		
M1	GNDQ		
M2	GEC2/IO104RSB1		
M3	IO103RSB1		
M4	IO101RSB1		
M5	IO97RSB1		
M6	IO94RSB1		
M7	IO86RSB1		
M8	IO75RSB1		
M9	TDI		
M10	VCCIB1		
M11	VPUMP		
M12	GNDQ		
2	55 %		



FG144			
Pin Number	A3P400 Function		
K1	GEB0/IO136NDB3		
K2	GEA1/IO135PDB3		
K3	GEA0/IO135NDB3		
K4	GEA2/IO134RSB2		
K5	IO127RSB2		
K6	IO121RSB2		
K7	GND		
K8	IO104RSB2		
K9	GDC2/IO82RSB2		
K10	GND		
K11	GDA0/IO79VDB1		
K12	GDB0/IO78VDB1		
L1	GND		
L2	VMV3		
L3	GEB2/IO133RSB2		
L4	IO128RSB2		
L5	VCCIB2		
L6	IO119RSB2		
L7	IO114RSB2		
L8	IO110RSB2		
L9	TMS		
L10	VJTAG		
L11	VMV2		
L12	TRST		
M1	GNDQ		
M2	GEC2/IO132RSB2		
М3	IO129RSB2		
M4	IO126RSB2		
M5	IO124RSB2		
M6	IO122RSB2		
M7	IO117RSB2		
M8	IO115RSB2		
M9	TDI		
M10	VCCIB2		
M11	VPUMP		
M12	GNDQ		



FG256			
Pin Number	A3P600 Function		
A1	GND		
A2	GAA0/IO00RSB0		
A3	GAA1/IO01RSB0		
A4	GAB0/IO02RSB0		
A5	IO11RSB0		
A6	IO16RSB0		
A7	IO18RSB0		
A8	IO28RSB0		
A9	IO34RSB0		
A10	IO37RSB0		
A11	IO41RSB0		
A12	IO43RSB0		
A13	GBB1/IO57RSB0		
A14	GBA0/IO58RSB0		
A15	GBA1/IO59RSB0		
A16	GND		
B1	GAB2/IO173PDB3		
B2	GAA2/IO174PDB3		
В3	GNDQ		
B4	GAB1/IO03RSB0		
B5	IO13RSB0		
В6	IO14RSB0		
B7	IO21RSB0		
B8	IO27RSB0		
В9	IO32RSB0		
B10	IO38RSB0		
B11	IO42RSB0		
B12	GBC1/IO55RSB0		
B13	GBB0/IO56RSB0		
B14	IO52RSB0		
B15	GBA2/IO60PDB1		
B16	IO60NDB1		
C1	IO173NDB3		
C2	IO174NDB3		
C3	VMV3		
C4	IO07RSB0		

EG256			
FG256 Pin Number A3P600 Function			
C5	GAC0/IO04RSB0		
C6	GAC1/IO05RSB0		
C7	IO20RSB0		
C8	IO24RSB0		
C9	IO33RSB0		
C10	IO39RSB0		
C11	IO44RSB0		
C12	GBC0/IO54RSB0		
C13	IO51RSB0		
C14	VMV0		
C15	IO61NPB1		
C16	IO63PDB1		
D1	IO171NDB3		
D2	IO171PDB3		
D3	GAC2/IO172PDB3		
D4	IO06RSB0		
D5	GNDQ		
D6	IO10RSB0		
D7	IO19RSB0		
D8	IO26RSB0		
D9	IO30RSB0		
D10	IO40RSB0		
D11	IO45RSB0		
D12	GNDQ		
D13	IO50RSB0		
D14	GBB2/IO61PPB1		
D15	IO53RSB0		
D16	IO63NDB1		
E1	IO166PDB3		
E2	IO167NPB3		
E3	IO172NDB3		
E4	IO169NDB3		
E5	VMV0		
E6	VCCIB0		
E7	VCCIB0		
E8	IO25RSB0		
∟ 0	IOZUNODU		

FG256			
Pin Number	A3P600 Function		
E9	IO31RSB0		
E10	VCCIB0		
E11	VCCIB0		
E12	VMV1		
E13	GBC2/IO62PDB1		
E14	IO67PPB1		
E15	IO64PPB1		
E16	IO66PDB1		
F1	IO166NDB3		
F2	IO168NPB3		
F3	IO167PPB3		
F4	IO169PDB3		
F5	VCCIB3		
F6	GND		
F7	VCC		
F8	VCC		
F9	VCC		
F10	VCC		
F11	GND		
F12	VCCIB1		
F13	IO62NDB1		
F14	IO64NPB1		
F15	IO65PPB1		
F16	IO66NDB1		
G1	IO165NDB3		
G2	IO165PDB3		
G3	IO168PPB3		
G4	GFC1/IO164PPB3		
G5	VCCIB3		
G6	VCC		
G7	GND		
G8	GND		
G9	GND		
G10	GND		
G11	VCC		
G12	VCCIB1		



FG484		
Pin Number	A3P1000 Function	
E21	NC	
E22	IO84PDB1	
F1	NC	
F2	IO215PDB3	
F3	IO215NDB3	
F4	IO224NDB3	
F5	IO225NDB3	
F6	VMV3	
F7	IO11RSB0	
F8	GAC0/IO04RSB0	
F9	GAC1/IO05RSB0	
F10	IO25RSB0	
F11	IO36RSB0	
F12	IO42RSB0	
F13	IO49RSB0	
F14	IO56RSB0	
F15	GBC0/IO72RSB0	
F16	IO62RSB0	
F17	VMV0	
F18	IO78NDB1	
F19	IO81NDB1	
F20	IO82PPB1	
F21	NC	
F22	IO84NDB1	
G1	IO214NDB3	
G2	IO214PDB3	
G3	NC	
G4	IO222NDB3	
G5	IO222PDB3	
G6	GAC2/IO223PDB3	
G7	IO223NDB3	
G8	GNDQ	
G9	IO23RSB0	
G10	IO29RSB0	
G11	IO33RSB0	
G12	IO46RSB0	

FG484			
Pin Number	A3P1000 Function		
G13	IO52RSB0		
G14	IO60RSB0		
G15	GNDQ		
G16	IO80NDB1		
G17	GBB2/IO79PDB1		
G18	IO79NDB1		
G19	IO82NPB1		
G20	IO85PDB1		
G21	IO85NDB1		
G22	NC		
H1	NC		
H2	NC		
H3	VCC		
H4	IO217PDB3		
H5	IO218PDB3		
H6	IO221NDB3		
H7	IO221PDB3		
H8	VMV0		
H9	VCCIB0		
H10	VCCIB0		
H11	IO38RSB0		
H12	IO47RSB0		
H13	VCCIB0		
H14	VCCIB0		
H15	VMV1		
H16	GBC2/IO80PDB1		
H17	IO83PPB1		
H18	IO86PPB1		
H19	IO87PDB1		
H20	VCC		
H21	NC		
H22	NC		
J1	IO212NDB3		
J2	IO212PDB3		
J3	NC		
J4	IO217NDB3		

FG484			
Pin Number A3P1000 Function			
J5	IO218NDB3		
J6			
J7	IO216PDB3		
J8	IO216NDB3		
J9	VCCIB3		
J10	GND VCC		
J11	VCC		
J12			
	VCC		
J13			
J14	GND		
J15	VCCIB1		
J16	IO83NPB1		
J17	IO86NPB1		
J18	IO90PPB1		
J19	IO87NDB1		
J20	NC		
J21	IO89PDB1		
J22	IO89NDB1		
K1	IO211PDB3		
K2	IO211NDB3		
K3	NC		
K4	IO210PPB3		
K5	IO213NDB3		
K6	IO213PDB3		
K7	GFC1/IO209PPB3		
K8	VCCIB3		
K9	VCC		
K10	GND		
K11	GND		
K12	GND		
K13	GND		
K14	VCC		
K15	VCCIB1		
K16	GCC1/IO91PPB1		
K17	IO90NPB1		
K18	IO88PDB1		



Revision	Changes	Page
Revision 10 (September 2011)	The "In-System Programming (ISP) and Security" section and Security section were revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement the best security available in the industry (SAR 32865).	I
	The value of 34 I/Os for the QN48 package in A3P030 was added to the "I/Os Per Package 1" section (SAR 33907).	III
	The Y security option and Licensed DPA Logo were added to the "ProASIC3 Ordering Information" section. The trademarked Licensed DPA Logo identifies that a product is covered by a DPA counter-measures license from Cryptography Research (SAR 32151).	IV
	The "Specifying I/O States During Programming" section is new (SAR 21281).	1-7
	In Table 2-2 • Recommended Operating Conditions 1, VPUMP programming voltage in programming mode was changed from "3.0 to 3.6" to "3.15 to 3.45" (SAR 30666). It was corrected in v2.0 of this datasheet in April 2007 but inadvertently changed back to "3.0 to 3.6 V" in v1.4 in August 2009. The following changes were made to Table 2-2 • Recommended Operating Conditions 1: VCCPLL analog power supply (PLL) was changed from "1.4 to 1.6" to "1.425 to	2-2
	1.575" (SAR 33850). For VCCI and VMV, values for 3.3 V DC and 3.3 V DC Wide Range were corrected. The correct value for 3.3 V DC is "3.0 to 3.6 V" and the correct value for 3.3 V Wide Range is "2.7 to 3.6" (SAR 33848).	
	Table 2-25 • Summary of I/O Timing Characteristics—Software Default Settings was update to restore values to the correct columns. Previously the Slew Rate column was missing and data were aligned incorrectly (SAR 34034).	2-24
	The notes regarding drive strength in the "Summary of I/O Timing Characteristics – Default I/O Software Settings" section and "3.3 V LVCMOS Wide Range" section tables were revised for clarification. They now state that the minimum drive strength for the default software configuration when run in wide range is $\pm 100~\mu A$. The drive strength displayed in software is supported in normal range only. For a detailed I/V curve, refer to the IBIS models (SAR 25700).	2-22, 2-39