

Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	·
Total RAM Bits	18432
Number of I/O	96
Number of Gates	60000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LBGA
Supplier Device Package	144-FPBGA (13x13)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a3p060-2fgg144

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong






Figure 1-2 • ProASIC3 Device Architecture Overview with Four I/O Banks (A3P250, A3P600, and A3P1000)


The FPGA core consists of a sea of VersaTiles. Each VersaTile can be configured as a three-input logic function, a D-flip-flop (with or without enable), or a latch by programming the appropriate flash switch interconnections. The versatility of the ProASIC3 core tile as either a three-input lookup table (LUT) equivalent or as a D-flip-flop/latch with enable allows for efficient use of the FPGA fabric. The VersaTile capability is unique to the Microsemi ProASIC family of third-generation architecture flash FPGAs. VersaTiles are connected with any of the four levels of routing hierarchy. Flash switches are distributed throughout the device to provide nonvolatile, reconfigurable interconnect programming. Maximum core utilization is possible for virtually any design.

VersaTiles

The ProASIC3 core consists of VersaTiles, which have been enhanced beyond the ProASIC^{PLUS®} core tiles. The ProASIC3 VersaTile supports the following:

- All 3-input logic functions—LUT-3 equivalent
- Latch with clear or set
- D-flip-flop with clear or set
- Enable D-flip-flop with clear or set

Refer to Figure 1-3 for VersaTile configurations.










Figure 2-4 • Input Buffer Timing Model and Delays (Example)



Single-Ended I/O Characteristics

3.3 V LVTTL / 3.3 V LVCMOS

Low-Voltage Transistor–Transistor Logic (LVTTL) is a general-purpose standard (EIA/JESD) for 3.3 V applications. It uses an LVTTL input buffer and push-pull output buffer.

Table 2-37 • Minimum and Maximum DC Input and Output Levels Applicable to Advanced I/O Banks

3.3 V LVTTL / 3.3 V LVCMOS	v	IL	v	н	VOL	VОН	IOL	юн	IOSL	IOSH	IIL¹	IIH ²
Drive Strength	Min V	Max V	Min V	Max V	Max V	Min V	mA	mA	Max mA ³	Max mA ³	μA ⁴	μA ⁴
2 mA	-0.3	0.8	2	3.6	0.4	2.4	2	2	27	25	10	10
4 mA	-0.3	0.8	2	3.6	0.4	2.4	4	4	27	25	10	10
6 mA	-0.3	0.8	2	3.6	0.4	2.4	6	6	54	51	10	10
8 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	54	51	10	10
12 mA	-0.3	0.8	2	3.6	0.4	2.4	12	12	109	103	10	10
16 mA	-0.3	0.8	2	3.6	0.4	2.4	16	16	127	132	10	10
24 mA	-0.3	0.8	2	3.6	0.4	2.4	24	24	181	268	10	10

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges

- 3. Currents are measured at 100°C junction temperature and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.

Table 2-38 • Minimum and Maximum DC Input and Output Levels Applicable to Standard Plus I/O Banks

3.3 V LVTTL / 3.3 V LVCMOS	V	ΊL	V	ΊH	VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL ¹	IIH ²
Drive Strength	Min V	Max V	Min V	Max V	Max V	Min V	mA	mA	Max mA ³	Max mA ³	μA ⁴	μA ⁴
2 mA	-0.3	0.8	2	3.6	0.4	2.4	2	2	27	25	10	10
4 mA	-0.3	0.8	2	3.6	0.4	2.4	4	4	27	25	10	10
6 mA	-0.3	0.8	2	3.6	0.4	2.4	6	6	54	51	10	10
8 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	54	51	10	10
12 mA	-0.3	0.8	2	3.6	0.4	2.4	12	12	109	103	10	10
16 mA	-0.3	0.8	2	3.6	0.4	2.4	16	16	109	103	10	10

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges

- 3. Currents are measured at 100°C junction temperature and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.



Table 2-52 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew	
Commercial-Case Conditions: $T_J = 70^{\circ}C$,	Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V
Applicable to Standard Plus I/O Banks	

-	Applicable													-
Drive Strength	Equiv. Software Default Drive Strength Option ¹	Speed Grade	t _{dout}	t _{DP}	t _{DIN}	t _{PY}	t _{eout}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{zLS}	t _{zнs}	Units
100 µA	2 mA	Std.	0.60	11.14	0.04	1.52	0.43	11.14	9.54	3.51	3.61	14.53	12.94	ns
		-1	0.51	9.48	0.04	1.29	0.36	9.48	8.12	2.99	3.07	12.36	11.00	ns
		-2	0.45	8.32	0.03	1.14	0.32	8.32	7.13	2.62	2.70	10.85	9.66	ns
100 µA	4 mA	Std.	0.60	6.96	0.04	1.52	0.43	6.96	5.79	3.99	4.45	10.35	9.19	ns
		-1	0.51	5.92	0.04	1.29	0.36	5.92	4.93	3.39	3.78	8.81	7.82	ns
		-2	0.45	5.20	0.03	1.14	0.32	5.20	4.33	2.98	3.32	7.73	6.86	ns
100 µA	6 mA	Std.	0.60	6.96	0.04	1.52	0.43	6.96	5.79	3.99	4.45	10.35	9.19	ns
		-1	0.51	5.92	0.04	1.29	0.36	5.92	4.93	3.39	3.78	8.81	7.82	ns
		-2	0.45	5.20	0.03	1.14	0.32	5.20	4.33	2.98	3.32	7.73	6.86	ns
100 µA	8 mA	Std.	0.60	4.89	0.04	1.52	0.43	4.89	3.92	4.31	4.98	8.28	7.32	ns
		-1	0.51	4.16	0.04	1.29	0.36	4.16	3.34	3.67	4.24	7.04	6.22	ns
		-2	0.45	3.65	0.03	1.14	0.32	3.65	2.93	3.22	3.72	6.18	5.46	ns
100 µA	16 mA	Std.	0.60	4.89	0.04	1.52	0.43	4.89	3.92	4.31	4.98	8.28	7.32	ns
		-1	0.51	4.16	0.04	1.29	0.36	4.16	3.34	3.67	4.24	7.04	6.22	ns
		-2	0.45	3.65	0.03	1.14	0.32	3.65	2.93	3.22	3.72	6.18	5.46	ns

Notes:

The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
 Software default selection bioblighted in group.

2. Software default selection highlighted in gray.

Drive Strength 2 mA

4 mA

6 mA

8 mA

ing Chara 1.8 V LV Comme Applica	/CMOS I rcial-Ca	High Sle se Conc	ditions	•		orst-Cas	e VCC =	1.425			Power	Matters. 1.7 V
Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zнs}	Units
Std.	0.66	11.33	0.04	1.20	0.43	8.72	11.33	2.24	1.52	10.96	13.57	ns
-1	0.56	9.64	0.04	1.02	0.36	7.42	9.64	1.91	1.29	9.32	11.54	ns
-2	0.49	8.46	0.03	0.90	0.32	6.51	8.46	1.68	1.14	8.18	10.13	ns
Std.	0.66	6.48	0.04	1.20	0.43	5.48	6.48	2.65	2.60	7.72	8.72	ns
-1	0.56	5.51	0.04	1.02	0.36	4.66	5.51	2.25	2.21	6.56	7.42	ns
-2	0.49	4.84	0.03	0.90	0.32	4.09	4.84	1.98	1.94	5.76	6.51	ns
Std.	0.66	4.06	0.04	1.20	0.43	3.84	4.06	2.93	3.10	6.07	6.30	ns
-1	0.56	3.45	0.04	1.02	0.36	3.27	3.45	2.49	2.64	5.17	5.36	ns
			i									

Table 2-72 •

Notes:

1. Software default selection highlighted in gray.

0.49

0.66

0.56

0.49

3.03

4.06

3.45

3.03

0.03 0.90

1.20

1.02

0.90

0.04

0.04

0.03

-2

Std.

-1

-2

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

0.32

0.43

0.36

0.32

2.87

3.84

3.27

2.87

3.03

4.06

3.45

3.03

2.19 2.32

3.10

2.64

2.32

2.93

2.49

2.19

4.54

6.07

5.17

4.54

4.70

6.30

5.36

4.70

ns

ns

ns

ns



Timing Characteristics

Table 2-80 • 1.5 V LVCMOS High Slew

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V Applicable to Advanced I/O Banks

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{zLS}	t _{zHS}	Units
2 mA	Std.	0.66	8.36	0.04	1.44	0.43	6.82	8.36	3.39	2.77	9.06	10.60	ns
	-1	0.56	7.11	0.04	1.22	0.36	5.80	7.11	2.88	2.35	7.71	9.02	ns
	-2	0.49	6.24	0.03	1.07	0.32	5.10	6.24	2.53	2.06	6.76	7.91	ns
4 mA	Std.	0.66	5.31	0.04	1.44	0.43	4.85	5.31	3.74	3.40	7.09	7.55	ns
	-1	0.56	4.52	0.04	1.22	0.36	4.13	4.52	3.18	2.89	6.03	6.42	ns
	-2	0.49	3.97	0.03	1.07	0.32	3.62	3.97	2.79	2.54	5.29	5.64	ns
6 mA	Std.	0.66	4.67	0.04	1.44	0.43	4.55	4.67	3.82	3.56	6.78	6.90	ns
	-1	0.56	3.97	0.04	1.22	0.36	3.87	3.97	3.25	3.03	5.77	5.87	ns
	-2	0.49	3.49	0.03	1.07	0.32	3.40	3.49	2.85	2.66	5.07	5.16	ns
8 mA	Std.	0.66	4.08	0.04	1.44	0.43	4.15	3.58	3.94	4.20	6.39	5.81	ns
	-1	0.56	3.47	0.04	1.22	0.36	3.53	3.04	3.36	3.58	5.44	4.95	ns
	-2	0.49	3.05	0.03	1.07	0.32	3.10	2.67	2.95	3.14	4.77	4.34	ns
12 mA	Std.	0.66	4.08	0.04	1.44	0.43	4.15	3.58	3.94	4.20	6.39	5.81	ns
	-1	0.56	3.47	0.04	1.22	0.36	3.53	3.04	3.36	3.58	5.44	4.95	ns
	-2	0.49	3.05	0.03	1.07	0.32	3.10	2.67	2.95	3.14	4.77	4.34	ns

Notes:

1. Software default selection highlighted in gray.



DDR Module Specifications

Input DDR Module




Figure 2-20 • Input DDR Timing Model

Parameter Name	Parameter Definition	Measuring Nodes (from, to)
t _{DDRICLKQ1}	Clock-to-Out Out_QR	B, D
t _{DDRICLKQ2}	Clock-to-Out Out_QF	B, E
t _{DDRISUD}	Data Setup Time of DDR input	A, B
t _{DDRIHD}	Data Hold Time of DDR input	A, B
t _{DDRICLR2Q1}	Clear-to-Out Out_QR	C, D
t _{DDRICLR2Q2}	Clear-to-Out Out_QF	C, E
t _{DDRIREMCLR}	Clear Removal	С, В
t _{DDRIRECCLR}	Clear Recovery	C, B

Global Resource Characteristics

A3P250 Clock Tree Topology

Clock delays are device-specific. Figure 2-28 is an example of a global tree used for clock routing. The global tree presented in Figure 2-28 is driven by a CCC located on the west side of the A3P250 device. It is used to drive all D-flip-flops in the device.




Figure 2-28 • Example of Global Tree Use in an A3P250 Device for Clock Routing

Global Tree Timing Characteristics

Global clock delays include the central rib delay, the spine delay, and the row delay. Delays do not include I/O input buffer clock delays, as these are I/O standard–dependent, and the clock may be driven and conditioned internally by the CCC module. For more details on clock conditioning capabilities, refer to the "Clock Conditioning Circuits" section on page 2-90. Table 2-108 to Table 2-114 on page 2-89 present minimum and maximum global clock delays within each device. Minimum and maximum delays are measured with minimum and maximum loading.

Table 2-113 • A3P600 Global ResourceCommercial-Case Conditions: TJ = 70°C, VCC = 1.425 V

		-	-2	-	-1	St		
Parameter	Description	Min. ¹	Max. ²	Min. ¹	Max. ²	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	0.87	1.09	0.99	1.24	1.17	1.46	ns
t _{RCKH}	Input High Delay for Global Clock	0.86	1.11	0.98	1.27	1.15	1.49	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	0.75		0.85		1.00		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	0.85		0.96		1.13		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.26		0.29		0.34	ns

Microse

Power Matters.

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-114 • A3P1000 Global Resource

```
Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.425 V
```

		-	-2	-	-1	S		
Parameter	Description	Min. ¹	Max. ²	Min. ¹	Max. ²	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	0.94	1.16	1.07	1.32	1.26	1.55	ns
t _{RCKH}	Input High Delay for Global Clock	0.93	1.19	1.06	1.35	1.24	1.59	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	0.75		0.85		1.00		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	0.85		0.96		1.13		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.26		0.29		0.35	ns

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).



Clock Conditioning Circuits

CCC Electrical Specifications

Timing Characteristics

Table 2-115 • ProASIC3 CCC/PLL Specification

Parameter	Minimum	Typical	Maximum	Units
Clock Conditioning Circuitry Input Frequency fIN_CCC	1.5		350	MHz
Clock Conditioning Circuitry Output Frequency f _{OUT CCC}	0.75		350	MHz
Serial Clock (SCLK) for Dynamic PLL ¹			125	MHz
Delay Increments in Programmable Delay Blocks ^{2, 3}		200 ⁴		ps
Number of Programmable Values in Each Programmable Delay Block			32	
Input Period Jitter			1.5	ns
CCC Output Peak-to-Peak Period Jitter F _{CCC_OUT}	N	lax Peak-to-F	Peak Period Jitt	er
	1 Global Network Used		3 Global Networks Used	
0.75 MHz to 24 MHz	0.50%		0.70%	
24 MHz to 100 MHz	1.00%		1.20%	
100 MHz to 250 MHz	1.75%		2.00%	
250 MHz to 350 MHz	2.50%		5.60%	
Acquisition Time				
(A3P250 and A3P1000 only) LockControl = 0			300	μs
LockControl = 1			300	μs
(all other dies) LockControl = 0			300	μs
LockControl = 1			6.0	ms
Tracking Jitter ⁵				
(A3P250 and A3P1000 only) LockControl = 0			1.6	ns
LockControl = 1			1.6	ns
(all other dies) LockControl = 0			1.6	ns
LockControl = 1			0.8	ns
Output Duty Cycle	48.5		51.5	%
Delay Range in Block: Programmable Delay 1 ^{2, 3}	0.6		5.56	ns
Delay Range in Block: Programmable Delay 2 ^{2, 3}	0.225		5.56	ns
Delay Range in Block: Fixed Delay ^{2, 3}		2.2		ns

Notes:

1. Maximum value obtained for a -2 speed-grade device in worst-case commercial conditions. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2. This delay is a function of voltage and temperature. See Table 2-6 on page 2-6 for deratings.

3. $T_J = 25^{\circ}C$, VCC = 1.5 V

- 4. When the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available. Refer to the Libero SoC Online Help for more information.
- 5. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to the PLL input clock edge. Tracking jitter does not measure the variation in PLL output period, which is covered by the period jitter parameter.

6. The A3P030 device does not contain a PLL.



Parameter	Description	-2	-1	Std.	Units
t _{AS}	Address setup time	0.25	0.28	0.33	ns
t _{AH}	Address hold time	0.00	0.00	0.00	ns
t _{ENS}	REN, WEN setup time	0.13	0.15	0.17	ns
t _{ENH}	REN, WEN hold time	0.10	0.11	0.13	ns
t _{DS}	Input data (WD) setup time	0.18	0.21	0.25	ns
t _{DH}	Input data (WD) hold time	0.00	0.00	0.00	ns
t _{CKQ1}	Clock High to new data valid on RD (output retained)	2.16	2.46	2.89	ns
t _{CKQ2}	Clock High to new data valid on RD (pipelined)	0.90	1.02	1.20	ns
t _{C2CRWH} 1	Address collision clk-to-clk delay for reliable read access after write on same address—Applicable to Opening Edge	0.50	0.43	0.38	ns
t _{C2CWRH} 1	Address collision clk-to-clk delay for reliable write access after read on same address—Applicable to Opening Edge	0.59	0.50	0.44	ns
t _{RSTBQ}	RESET Low to data out Low on RD (flow-through)	0.92	1.05	1.23	ns
	RESET Low to data out Low on RD (pipelined)	0.92	1.05	1.23	ns
t _{REMRSTB}	RESET removal	0.29	0.33	0.38	ns
t _{RECRSTB}	RESET recovery	1.50	1.71	2.01	ns
t _{MPWRSTB}	RESET minimum pulse width	0.21	0.24	0.29	ns
t _{CYC}	Clock cycle time	3.23	3.68	4.32	ns
F _{MAX}	Maximum frequency	310	272	231	MHz

Table 2-117 • RAM512X18

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V


Notes:

1. For more information, refer to the application note Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs.



4 – Package Pin Assignments

QN48 – Bottom View



Note: The die attach paddle center of the package is tied to ground (GND).

Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.



QN68				
Pin Number A3P030 Function				
1	IO82RSB1			
2	IO80RSB1			
3	IO78RSB1			
4	IO76RSB1			
5	GEC0/IO73RSB1			
6	GEA0/IO72RSB1			
7	GEB0/IO71RSB1			
8	VCC			
9	GND			
10	VCCIB1			
11	IO68RSB1			
12	IO67RSB1			
13	IO66RSB1			
14	IO65RSB1			
15	IO64RSB1			
16	IO63RSB1			
17	IO62RSB1			
18	IO60RSB1			
19	IO58RSB1			
20	IO56RSB1			
21	IO54RSB1			
22	IO52RSB1			
23	IO51RSB1			
24	VCC			
25	GND			
26	VCCIB1			
27	IO50RSB1			
28	IO48RSB1			
29	IO46RSB1			
30	IO44RSB1			
31	IO42RSB1			
32	ТСК			
33 TDI				
34	TMS			
35	VPUMP			
36	TDO			


QN68		
Pin Number A3P030 Funct		
37	TRST	
38	VJTAG	
39	IO40RSB0	
40	IO37RSB0	
41	GDB0/IO34RSE	
42	GDA0/IO33RSE	
43	GDC0/IO32RSE	
44	VCCIB0	
45	GND	
46	VCC	
47	IO31RSB0	
48	IO29RSB0	
49	IO28RSB0	
50	IO27RSB0	
51	IO25RSB0	
52	IO24RSB0	
53	IO22RSB0	
54	IO21RSB0	
55	IO19RSB0	
56	IO17RSB0	
57	IO15RSB0	
58	IO14RSB0	
59	VCCIB0	
60	GND	
61	VCC	
62	IO12RSB0	
63	IO10RSB0	
64	IO08RSB0	
65	IO06RSB0	
66	IO04RSB0	
67	IO02RSB0	
68	IO00RSB0	



Package Pin Assignments

PQ208		PQ208		PQ208	
Pin Number	A3P600 Function	Pin Number	A3P600 Function	Pin Number A3P600 Functi	
109	TRST	145	IO64PDB1	181	IO27RSB0
110	VJTAG	146	IO63NDB1	182	IO26RSB0
111	GDA0/IO88NDB1	147	IO63PDB1	183	IO25RSB0
112	GDA1/IO88PDB1	148	IO62NDB1	184	IO24RSB0
113	GDB0/IO87NDB1	149	GBC2/IO62PDB1	185	IO23RSB0
114	GDB1/IO87PDB1	150	IO61NDB1	186	VCCIB0
115	GDC0/IO86NDB1	151	GBB2/IO61PDB1	187	VCC
116	GDC1/IO86PDB1	152	IO60NDB1	188	IO20RSB0
117	IO84NDB1	153	GBA2/IO60PDB1	189	IO19RSB0
118	IO84PDB1	154	VMV1	190	IO18RSB0
119	IO82NDB1	155	GNDQ	191	IO17RSB0
120	IO82PDB1	156	GND	192	IO16RSB0
121	IO81PSB1	157	VMV0	193	IO14RSB0
122	GND	158	GBA1/IO59RSB0	194	IO12RSB0
123	VCCIB1	159	GBA0/IO58RSB0	195	GND
124	IO77NDB1	160	GBB1/IO57RSB0	196	IO10RSB0
125	IO77PDB1	161	GBB0/IO56RSB0	197	IO09RSB0
126	NC	162	GND	198	IO08RSB0
127	IO74NDB1	163	GBC1/IO55RSB0	199	IO07RSB0
128	GCC2/IO74PDB1	164	GBC0/IO54RSB0	200	VCCIB0
129	GCB2/IO73PSB1	165	IO52RSB0	201	GAC1/IO05RSB0
130	GND	166	IO50RSB0	202	GAC0/IO04RSB0
131	GCA2/IO72PSB1	167	IO48RSB0	203	GAB1/IO03RSB0
132	GCA1/IO71PDB1	168	IO46RSB0	204	GAB0/IO02RSB0
133	GCA0/IO71NDB1	169	IO44RSB0	205	GAA1/IO01RSB0
134	GCB0/IO70NDB1	170	VCCIB0	206	GAA0/IO00RSB0
135	GCB1/IO70PDB1	171	VCC	207	GNDQ
136	GCC0/IO69NDB1	172	IO36RSB0	208	VMV0
137	GCC1/IO69PDB1	173	IO35RSB0		1
138	IO67NDB1	174	IO34RSB0		
139	IO67PDB1	175	IO33RSB0		
140	VCCIB1	176	IO32RSB0		
141	GND	177	IO31RSB0		
142	VCC	178	GND		
143	IO65PSB1	179	IO29RSB0		
144	IO64NDB1	180	IO28RSB0		

FG484 – Bottom View



Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.



5 – Datasheet Information

List of Changes

The following table lists critical changes that were made in each version of the ProASIC3 datasheet.

Revision	Changes	Page
Revision 18 (March 2016)	Updated 3.3 V DC supply voltage's maximum Commercial and Industrial values from 3.3 V to 3.6 V in Table 2-2 (SAR 72693).	
	Added reference of Package Mechanical Drawings document in all package pin assignment notes (76833).	NA
Revision 17	Removed PQFP embedded heat spreader info. from Table 2-5 (SAR 52320).	2-6
(June 2015)	Updated "VCCIBx I/O Supply Voltage" (SAR 43323).	3-1
Revision 16 (December 2014)	Updated "ProASIC3 Ordering Information". Interchanged the positions of Y- Security Feature and I- Application (Temperature Range) (SAR 61079). Added Note "Only devices with package size greater than or equal to 5x5 are supported".	1-IV
	Updated Table Note (2) in Table 2-3 • Flash Programming Limits – Retention, Storage and Operating Temperature so that the Table Note is not applicable for Maximum Storage Temperature T_{STG} (SAR 54297).	2-3
	Added values for Drive strength 2 mA in Table 2-41 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew, Table 2-42 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew, Table 2-43 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew, and Table 2-44 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew (SAR 57184).	2-34, 2-35, 2-36, 2-37
	Added Figure 2-1 • High-Temperature Data Retention (HTR) (SAR 45466).	2-3
	Updates made to maintain the style and consistency of the document.	NA
Revision 15 (July 2014)	Added corner pad table note (3) to "QN132 – Bottom View" (SAR 47442).	4-6
	Ambient temperature removed in Table 2-2, table notes and "ProASIC3 Ordering Information" figure were modified (SAR 48343).	2-2 1-IV
	Other updates were made to maintain the style and consistency of the datasheet.	NA
Revision 14 (April 2014)	Note added for the discontinuance of QN132 package to the following tables and section: "ProASIC3 Devices", "I/Os Per Package 1", "ProASIC3 FPGAs Package Sizes Dimensions" and "QN132 – Bottom View" section (SAR 55118).	I, III, 4-6



Datasheet Information

Revision	Changes	Page
Revision 10 (continued)	"TBD" for 3.3 V LVCMOS Wide Range in Table 2-28 • I/O Output Buffer Maximum Resistances1 through Table 2-30 • I/O Output Buffer Maximum Resistances1 was replaced by "Same as regular 3.3 V" (SAR 33852).	2-26 to 2-28
	The equations in the notes for Table 2-31 • I/O Weak Pull-Up/Pull-Down Resistances were corrected (SAR 32470).	2-28
	"TBD" for 3.3 V LVCMOS Wide Range in Table 2-32 • I/O Short Currents IOSH/IOSL through Table 2-34 • I/O Short Currents IOSH/IOSL was replaced by "Same as regular 3.3 V LVCMOS" (SAR 33852).	2-29 to 2-31
	In the "3.3 V LVCMOS Wide Range" section, values were added to Table 2-47 through Table 2-49 for IOSL and IOSH, replacing "TBD" (SAR 33852).	2-39 to 2-40
	The following sentence was deleted from the "2.5 V LVCMOS" section (SAR 24916): "It uses a 5 V-tolerant input buffer and push-pull output buffer."	2-47
	The table notes were revised for Table 2-90 • LVDS Minimum and Maximum DC Input and Output Levels (SAR 33859).	2-66
	Values were added for $F_{DDRIMAX}$ and F_{DDOMAX} in Table 2-102 • Input DDR Propagation Delays and Table 2-104 • Output DDR Propagation Delays (SAR 23919).	2-78, 2-80
	Table 2-115 • ProASIC3 CCC/PLL Specification was updated. A note was added to indicate that when the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available (SAR 25705).	2-90
	The following figures were deleted (SAR 29991). Reference was made to a new application note, <i>Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs</i> , which covers these cases in detail (SAR 21770).	2-92,
	Figure 2-34 • Write Access after Write onto Same Address Figure 2-35 • Read Access after Write onto Same Address Figure 2-35 • Read Access after Write onto Same Address	2-94, 2-99 2-102
	The port names in the SRAM "Timing Waveforms", SRAM "Timing Characteristics" tables, Figure 2-39 • FIFO Reset, and the FIFO "Timing Characteristics" tables were revised to ensure consistency with the software names (SARs 29991, 30510).	
	The "Pin Descriptions" chapter has been added (SAR 21642).	3-1
	Package names used in the "Package Pin Assignments" section were revised to match standards given in <i>Package Mechanical Drawings</i> (SAR 27395).	4-1
July 2010	The versioning system for datasheets has been changed. Datasheets are assigned a revision number that increments each time the datasheet is revised. The "ProASIC3 Device Status" table on page IV indicates the status for each device in the device family.	N/A

Revision	Changes	Page
Revision 2 (cont'd)	The "ProASIC3 FPGAs Package Sizes Dimensions" table is new.	Ш
	In the "ProASIC3 Ordering Information", the QN package measurements were updated to include both 0.4 mm and 0.5 mm.	IV
	In the General Description section the number of I/Os was updated from 288 to 300.	1-1
Packaging v1.2	The "QN68 – Bottom View" section is new.	4-3
Revision 1 (Feb 2008) DC and Switching Characteristics v1.1	In Table 2-2 • Recommended Operating Conditions 1, T_J was listed in the symbol column and was incorrect. It was corrected and changed to T_A .	2-2
	In Table 2-3 • Flash Programming Limits – Retention, Storage and Operating Temperature, Maximum Operating Junction Temperature was changed from 110°C to 100°C for both commercial and industrial grades.	2-3
	The "PLL Behavior at Brownout Condition" section is new.	2-4
	In the "PLL Contribution—PPLL" section, the following was deleted: FCLKIN is the input clock frequency.	2-14
	In Table 2-21 • Summary of Maximum and Minimum DC Input Levels, the note was incorrect. It previously said T_J and it was corrected and changed to T_A .	2-21
	In Table 2-115 • ProASIC3 CCC/PLL Specification, the SCLK parameter and note 1 are new.	2-90
	Table 2-125 • JTAG 1532 was populated with the parameter data, which was not in the previous version of the document.	2-108
Packaging v1.1	In the "VQ100" A3P030 pin table, the function of pin 63 was incorrect and changed from IO39RSB0 to GDB0/IO38RSB0.	4-19
Revision 0 (Jan 2008)	This document was previously in datasheet v2.2. As a result of moving to the handbook format, Actel has restarted the version numbers.	N/A
v2.2 (July 2007)	The M7 and M1 device part numbers have been updated in Table 1 • ProASIC3 Product Family, "I/Os Per Package", "Automotive ProASIC3 Ordering Information", "Temperature Grade Offerings", and "Speed Grade and Temperature Grade Matrix".	i, ii, iii, iii, iv
	The words "ambient temperature" were added to the temperature range in the "Automotive ProASIC3 Ordering Information", "Temperature Grade Offerings", and "Speed Grade and Temperature Grade Matrix" sections.	iii, iv
	The T _J parameter in Table 3-2 \cdot Recommended Operating Conditions was changed to T _A , ambient temperature, and table notes 4–6 were added.	3-2
v2.1 (May 2007)	In the "Clock Conditioning Circuit (CCC) and PLL" section, the Wide Input Frequency Range (1.5 MHz to 200 MHz) was changed to (1.5 MHz to 350 MHz).	i
	The "Clock Conditioning Circuit (CCC) and PLL" section was updated.	i
	In the "I/Os Per Package" section, the A3P030, A3P060, A3P125, ACP250, and A3P600 device I/Os were updated.	ii
	Table 3-5 • Package Thermal Resistivities was updated with A3P1000information. The note below the table is also new.	3-5



Revision	Changes	Page		
Advance v0.6 (continued)	The "Programming" section was updated to include information concerning serialization.			
	The "JTAG 1532" section was updated to include SAMPLE/PRELOAD information.	2-54		
	"DC and Switching Characteristics" chapter was updated with new information.	3-1		
	The A3P060 "100-Pin VQFP" pin table was updated.	4-13		
	The A3P125 "100-Pin VQFP" pin table was updated.	4-13		
	The A3P060 "144-Pin TQFP" pin table was updated.	4-16		
	The A3P125 "144-Pin TQFP" pin table was updated.	4-18		
	The A3P125 "208-Pin PQFP" pin table was updated.	4-21		
	The A3P400 "208-Pin PQFP" pin table was updated.	4-25		
	The A3P060 "144-Pin FBGA" pin table was updated.	4-32		
	The A3P125 "144-Pin FBGA" pin table is new.	4-34		
	The A3P400 "144-Pin FBGA" is new.	4-38		
	The A3P400 "256-Pin FBGA" was updated.	4-48		
	The A3P1000 "256-Pin FBGA" was updated.	4-54		
	The A3P400 "484-Pin FBGA" was updated.	4-58		
	The A3P1000 "484-Pin FBGA" was updated.	4-68		
	The A3P250 "100-Pin VQFP*" pin table was updated.	4-14		
	The A3P250 "208-Pin PQFP*" pin table was updated.			
	The A3P1000 "208-Pin PQFP*" pin table was updated.			
	The A3P250 "144-Pin FBGA*" pin table was updated.	4-36		
	The A3P1000 "144-Pin FBGA*" pin table was updated.	4-32		
	The A3P250 "256-Pin FBGA*" pin table was updated.	4-45		
	The A3P1000 "256-Pin FBGA*" pin table was updated.	4-54		
	The A3P1000 "484-Pin FBGA*" pin table was updated.	4-68		
Advance v0.5 (November 2005)	The "I/Os Per Package" table was updated for the following devices and packages:	ii		
	DevicePackageA3P250/M7ACP250VQ100			
	A3P250/M7ACP250 FG144 A3P1000 FG256			
Advance v0.4	M7 device information is new.	N/A		
	The I/O counts in the "I/Os Per Package" table were updated.			
Advance v0.3	The "I/Os Per Package" table was updated.	" ii		
	M7 device information is new.	N/A		
	Table 2-4 • ProASIC3 Globals/Spines/Rows by Device was updated to include	2-16		
	the number or rows in each top or bottom spine.			
	EXTFB was removed from Figure 2-24 • ProASIC3E CCC Options.	2-24		

Revision	Changes	Page
Advance v0.2, (continued)	Table 2-43 was updated.	2-64
	Table 2-18 was updated.	2-45
	Pin descriptions in the "JTAG Pins" section were updated.	2-51
	The "User I/O Naming Convention" section was updated.	2-48
	Table 3-7 was updated.	3-6
	The "Methodology" section was updated.	3-10
	Table 3-40 and Table 3-39 were updated.	3-33,3-32
	The A3P250 "100-Pin VQFP*" pin table was updated.	4-14
	The A3P250 "208-Pin PQFP*" pin table was updated.	4-23
	The A3P1000 "208-Pin PQFP*" pin table was updated.	4-29
	The A3P250 "144-Pin FBGA*" pin table was updated.	4-36
	The A3P1000 "144-Pin FBGA*" pin table was updated.	4-32
	The A3P250 "256-Pin FBGA*" pin table was updated.	4-45
	The A3P1000 "256-Pin FBGA*" pin table was updated.	4-54
	The A3P1000 "484-Pin FBGA*" pin table was updated.	4-68