

Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | 18432 |
| Number of I/O | 71 |
| Number of Gates | 60000 |
| Voltage - Supply | 1.425V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 100-TQFP |
| Supplier Device Package | 100-VQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/a3p060-vqg100 |

**Table 2-9 • Summary of I/O Input Buffer Power (Per Pin) – Default I/O Software Settings
Applicable to Standard Plus I/O Banks**

| | VMV (V) | Static Power PDC2 (mW) ¹ | Dynamic Power PAC9 (μW/MHz) ² |
|-------------------------|---------|--|---|
| 2.5 V LVCMOS | 2.5 | – | 5.14 |
| 1.8 V LVCMOS | 1.8 | – | 2.13 |
| 1.5 V LVCMOS (JESD8-11) | 1.5 | – | 1.48 |
| 3.3 V PCI | 3.3 | – | 18.13 |
| 3.3 V PCI-X | 3.3 | – | 18.13 |

Notes:

1. PDC2 is the static power (where applicable) measured on VMV.
2. PAC9 is the total dynamic power measured on VCC and VMV.
3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.

**Table 2-10 • Summary of I/O Input Buffer Power (Per Pin) – Default I/O Software Settings
Applicable to Standard I/O Banks**

| | VMV (V) | Static Power PDC2 (mW) ¹ | Dynamic Power PAC9 (μW/MHz) ² |
|--------------------------------------|---------|--|---|
| Single-Ended | | | |
| 3.3 V LVTTTL / 3.3 V LVCMOS | 3.3 | – | 17.24 |
| 3.3 V LVCMOS Wide Range ³ | 3.3 | – | 17.24 |
| 2.5 V LVCMOS | 2.5 | – | 5.19 |
| 1.8 V LVCMOS | 1.8 | – | 2.18 |
| 1.5 V LVCMOS (JESD8-11) | 1.5 | – | 1.52 |

Notes:

1. PDC2 is the static power (where applicable) measured on VMV.
2. PAC9 is the total dynamic power measured on VCC and VMV.
3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.




Figure 2-6 • Tristate Output Buffer Timing Model and Delays (Example)

I/O DC Characteristics

Table 2-27 • Input Capacitance

| Symbol | Definition | Conditions | Min | Max | Units |
|--------------------|------------------------------------|----------------------------------|-----|-----|-------|
| C _{IN} | Input capacitance | V _{IN} = 0, f = 1.0 MHz | – | 8 | pF |
| C _{INCLK} | Input capacitance on the clock pin | V _{IN} = 0, f = 1.0 MHz | – | 8 | pF |

Table 2-28 • I/O Output Buffer Maximum Resistances¹
 Applicable to Advanced I/O Banks

| Standard | Drive Strength | R _{PULL-DOWN} (Ω) ² | R _{PULL-UP} (Ω) ³ |
|--------------------------------------|-----------------------------|---|---------------------------------------|
| 3.3 V LVTTTL / 3.3 V LVCMOS | 2 mA | 100 | 300 |
| | 4 mA | 100 | 300 |
| | 6 mA | 50 | 150 |
| | 8 mA | 50 | 150 |
| | 12 mA | 25 | 75 |
| | 16 mA | 17 | 50 |
| | 24 mA | 11 | 33 |
| 3.3 V LVCMOS Wide Range ⁴ | 100 μA | Same as regular 3.3 V LVCMOS | Same as regular 3.3 V LVCMOS |
| 2.5 V LVCMOS | 2 mA | 100 | 200 |
| | 4 mA | 100 | 200 |
| | 6 mA | 50 | 100 |
| | 8 mA | 50 | 100 |
| | 12 mA | 25 | 50 |
| | 16 mA | 20 | 40 |
| | 24 mA | 11 | 22 |
| 1.8 V LVCMOS | 2 mA | 200 | 225 |
| | 4 mA | 100 | 112 |
| | 6 mA | 50 | 56 |
| | 8 mA | 50 | 56 |
| | 12 mA | 20 | 22 |
| | 16 mA | 20 | 22 |
| 1.5 V LVCMOS | 2 mA | 200 | 224 |
| | 4 mA | 100 | 112 |
| | 6 mA | 67 | 75 |
| | 8 mA | 33 | 37 |
| | 12 mA | 33 | 37 |
| 3.3 V PCI/PCI-X | Per PCI/PCI-X specification | 25 | 75 |

Notes:

1. These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on V_{CCI}, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located at <http://www.microsemi.com/soc/download/ibis/default.aspx>.
2. $R_{(PULL-DOWN-MAX)} = (VOL_{spec}) / IOL_{spec}$
3. $R_{(PULL-UP-MAX)} = (VCCImax - VOH_{spec}) / IOH_{spec}$
4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

Table 2-32 • I/O Short Currents IOSH/IOSL
Applicable to Advanced I/O Banks

| | Drive Strength | IOSL (mA) ¹ | IOSH (mA) ¹ |
|--------------------------------------|-----------------------------|------------------------------|------------------------------|
| 3.3 V LVTTTL / 3.3 V LVCMOS | 2 mA | 27 | 25 |
| | 4 mA | 27 | 25 |
| | 6 mA | 54 | 51 |
| | 8 mA | 54 | 51 |
| | 12 mA | 109 | 103 |
| | 16 mA | 127 | 132 |
| | 24 mA | 181 | 268 |
| 3.3 V LVCMOS Wide Range ² | 100 µA | Same as regular 3.3 V LVCMOS | Same as regular 3.3 V LVCMOS |
| 2.5 V LVCMOS | 2 mA | 18 | 16 |
| | 4 mA | 18 | 16 |
| | 6 mA | 37 | 32 |
| | 8 mA | 37 | 32 |
| | 12 mA | 74 | 65 |
| | 16 mA | 87 | 83 |
| | 24 mA | 124 | 169 |
| 1.8 V LVCMOS | 2 mA | 11 | 9 |
| | 4 mA | 22 | 17 |
| | 6 mA | 44 | 35 |
| | 8 mA | 51 | 45 |
| | 12 mA | 74 | 91 |
| | 16 mA | 74 | 91 |
| 1.5 V LVCMOS | 2 mA | 16 | 13 |
| | 4 mA | 33 | 25 |
| | 6 mA | 39 | 32 |
| | 8 mA | 55 | 66 |
| | 12 mA | 55 | 66 |
| 3.3 V PCI/PCI-X | Per PCI/PCI-X specification | 109 | 103 |

Notes:

1. $T_J = 100^\circ\text{C}$
2. Applicable to 3.3 V LVCMOS Wide Range. I_{OSL}/I_{OSH} dependent on the I/O buffer drive strength selected for wide range applications. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.

Table 2-42 • 3.3 V LVTTTL / 3.3 V LVCMOS Low Slew
Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 3.0\text{ V}$
Applicable to Advanced I/O Banks

| Drive Strength | Speed Grade | t_{DOUT} | t_{DP} | t_{DIN} | t_{PY} | t_{EOUT} | t_{ZL} | t_{ZH} | t_{LZ} | t_{HZ} | t_{ZLS} | t_{ZHS} | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA | Std. | 0.66 | 10.26 | 0.04 | 1.02 | 0.43 | 10.45 | 8.90 | 2.64 | 2.46 | 12.68 | 11.13 | ns |
| | -1 | 0.56 | 8.72 | 0.04 | 0.86 | 0.36 | 8.89 | 7.57 | 2.25 | 2.09 | 10.79 | 9.47 | ns |
| | -2 | 0.49 | 7.66 | 0.03 | 0.76 | 0.32 | 7.80 | 6.64 | 1.98 | 1.83 | 9.47 | 8.31 | ns |
| 4 mA | Std. | 0.66 | 10.26 | 0.04 | 1.02 | 0.43 | 10.45 | 8.90 | 2.64 | 2.46 | 12.68 | 11.13 | ns |
| | -1 | 0.56 | 8.72 | 0.04 | 0.86 | 0.36 | 8.89 | 7.57 | 2.25 | 2.09 | 10.79 | 9.47 | ns |
| | -2 | 0.49 | 7.66 | 0.03 | 0.76 | 0.32 | 7.80 | 6.64 | 1.98 | 1.83 | 9.47 | 8.31 | ns |
| 6 mA | Std. | 0.66 | 7.27 | 0.04 | 1.02 | 0.43 | 7.41 | 6.28 | 2.98 | 3.04 | 9.65 | 8.52 | ns |
| | -1 | 0.56 | 6.19 | 0.04 | 0.86 | 0.36 | 6.30 | 5.35 | 2.54 | 2.59 | 8.20 | 7.25 | ns |
| | -2 | 0.49 | 5.43 | 0.03 | 0.76 | 0.32 | 5.53 | 4.69 | 2.23 | 2.27 | 7.20 | 6.36 | ns |
| 8 mA | Std. | 0.66 | 7.27 | 0.04 | 1.02 | 0.43 | 7.41 | 6.28 | 2.98 | 3.04 | 9.65 | 8.52 | ns |
| | -1 | 0.56 | 6.19 | 0.04 | 0.86 | 0.36 | 6.30 | 5.35 | 2.54 | 2.59 | 8.20 | 7.25 | ns |
| | -2 | 0.49 | 5.43 | 0.03 | 0.76 | 0.32 | 5.53 | 4.69 | 2.23 | 2.27 | 7.20 | 6.36 | ns |
| 12 mA | Std. | 0.66 | 5.58 | 0.04 | 1.02 | 0.43 | 5.68 | 4.87 | 3.21 | 3.42 | 7.92 | 7.11 | ns |
| | -1 | 0.56 | 4.75 | 0.04 | 0.86 | 0.36 | 4.84 | 4.14 | 2.73 | 2.91 | 6.74 | 6.05 | ns |
| | -2 | 0.49 | 4.17 | 0.03 | 0.76 | 0.32 | 4.24 | 3.64 | 2.39 | 2.55 | 5.91 | 5.31 | ns |
| 16 mA | Std. | 0.66 | 5.21 | 0.04 | 1.02 | 0.43 | 5.30 | 4.56 | 3.26 | 3.51 | 7.54 | 6.80 | ns |
| | -1 | 0.56 | 4.43 | 0.04 | 0.86 | 0.36 | 4.51 | 3.88 | 2.77 | 2.99 | 6.41 | 5.79 | ns |
| | -2 | 0.49 | 3.89 | 0.03 | 0.76 | 0.32 | 3.96 | 3.41 | 2.43 | 2.62 | 5.63 | 5.08 | ns |
| 24 mA | Std. | 0.66 | 4.85 | 0.04 | 1.02 | 0.43 | 4.94 | 4.54 | 3.32 | 3.88 | 7.18 | 6.78 | ns |
| | -1 | 0.56 | 4.13 | 0.04 | 0.86 | 0.36 | 4.20 | 3.87 | 2.82 | 3.30 | 6.10 | 5.77 | ns |
| | -2 | 0.49 | 3.62 | 0.03 | 0.76 | 0.32 | 3.69 | 3.39 | 2.48 | 2.90 | 5.36 | 5.06 | ns |

Note: For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

Table 2-52 • 3.3 V LVTTTL / 3.3 V LVCMOS High Slew
Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 3.0\text{ V}$
Applicable to Standard Plus I/O Banks

| Drive Strength | Equiv. Software Default Drive Strength Option ¹ | Speed Grade | t_{DOUT} | t_{DP} | t_{DIN} | t_{PY} | t_{EOUT} | t_{ZL} | t_{ZH} | t_{LZ} | t_{HZ} | t_{ZLS} | t_{ZHS} | Units |
|-------------------|--|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 100 μA | 2 mA | Std. | 0.60 | 11.14 | 0.04 | 1.52 | 0.43 | 11.14 | 9.54 | 3.51 | 3.61 | 14.53 | 12.94 | ns |
| | | -1 | 0.51 | 9.48 | 0.04 | 1.29 | 0.36 | 9.48 | 8.12 | 2.99 | 3.07 | 12.36 | 11.00 | ns |
| | | -2 | 0.45 | 8.32 | 0.03 | 1.14 | 0.32 | 8.32 | 7.13 | 2.62 | 2.70 | 10.85 | 9.66 | ns |
| 100 μA | 4 mA | Std. | 0.60 | 6.96 | 0.04 | 1.52 | 0.43 | 6.96 | 5.79 | 3.99 | 4.45 | 10.35 | 9.19 | ns |
| | | -1 | 0.51 | 5.92 | 0.04 | 1.29 | 0.36 | 5.92 | 4.93 | 3.39 | 3.78 | 8.81 | 7.82 | ns |
| | | -2 | 0.45 | 5.20 | 0.03 | 1.14 | 0.32 | 5.20 | 4.33 | 2.98 | 3.32 | 7.73 | 6.86 | ns |
| 100 μA | 6 mA | Std. | 0.60 | 6.96 | 0.04 | 1.52 | 0.43 | 6.96 | 5.79 | 3.99 | 4.45 | 10.35 | 9.19 | ns |
| | | -1 | 0.51 | 5.92 | 0.04 | 1.29 | 0.36 | 5.92 | 4.93 | 3.39 | 3.78 | 8.81 | 7.82 | ns |
| | | -2 | 0.45 | 5.20 | 0.03 | 1.14 | 0.32 | 5.20 | 4.33 | 2.98 | 3.32 | 7.73 | 6.86 | ns |
| 100 μA | 8 mA | Std. | 0.60 | 4.89 | 0.04 | 1.52 | 0.43 | 4.89 | 3.92 | 4.31 | 4.98 | 8.28 | 7.32 | ns |
| | | -1 | 0.51 | 4.16 | 0.04 | 1.29 | 0.36 | 4.16 | 3.34 | 3.67 | 4.24 | 7.04 | 6.22 | ns |
| | | -2 | 0.45 | 3.65 | 0.03 | 1.14 | 0.32 | 3.65 | 2.93 | 3.22 | 3.72 | 6.18 | 5.46 | ns |
| 100 μA | 16 mA | Std. | 0.60 | 4.89 | 0.04 | 1.52 | 0.43 | 4.89 | 3.92 | 4.31 | 4.98 | 8.28 | 7.32 | ns |
| | | -1 | 0.51 | 4.16 | 0.04 | 1.29 | 0.36 | 4.16 | 3.34 | 3.67 | 4.24 | 7.04 | 6.22 | ns |
| | | -2 | 0.45 | 3.65 | 0.03 | 1.14 | 0.32 | 3.65 | 2.93 | 3.22 | 3.72 | 6.18 | 5.46 | ns |

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is $\pm 100\ \mu\text{A}$. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. Software default selection highlighted in gray.
3. For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

Table 2-53 • 3.3 V LVTTTL / 3.3 V LVCMOS Low Slew
Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V
Applicable to Standard Plus I/O Banks

| Drive Strength | Equiv. Software Default Drive Strength Option ¹ | Speed Grade | t_{DOUT} | t_{DP} | t_{DIN} | t_{PY} | t_{EOUT} | t_{ZL} | t_{ZH} | t_{LZ} | t_{HZ} | t_{ZLS} | t_{ZHS} | Units |
|-------------------|--|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 100 μA | 2 mA | Std. | 0.60 | 14.97 | 0.04 | 1.52 | 0.43 | 14.97 | 12.79 | 3.52 | 3.41 | 18.36 | 16.18 | ns |
| | | -1 | 0.51 | 12.73 | 0.04 | 1.29 | 0.36 | 12.73 | 10.88 | 2.99 | 2.90 | 15.62 | 13.77 | ns |
| | | -2 | 0.45 | 11.18 | 0.03 | 1.14 | 0.32 | 11.18 | 9.55 | 2.63 | 2.55 | 13.71 | 12.08 | ns |
| 100 μA | 4 mA | Std. | 0.60 | 10.36 | 0.04 | 1.52 | 0.43 | 10.36 | 8.93 | 3.99 | 4.24 | 13.75 | 12.33 | ns |
| | | -1 | 0.51 | 8.81 | 0.04 | 1.29 | 0.36 | 8.81 | 7.60 | 3.39 | 3.60 | 11.70 | 10.49 | ns |
| | | -2 | 0.45 | 7.74 | 0.03 | 1.14 | 0.32 | 7.74 | 6.67 | 2.98 | 3.16 | 10.27 | 9.21 | ns |
| 100 μA | 6 mA | Std. | 0.60 | 10.36 | 0.04 | 1.52 | 0.43 | 10.36 | 8.93 | 3.99 | 4.24 | 13.75 | 12.33 | ns |
| | | -1 | 0.51 | 8.81 | 0.04 | 1.29 | 0.36 | 8.81 | 7.60 | 3.39 | 3.60 | 11.70 | 10.49 | ns |
| | | -2 | 0.45 | 7.74 | 0.03 | 1.14 | 0.32 | 7.74 | 6.67 | 2.98 | 3.16 | 10.27 | 9.21 | ns |
| 100 μA | 8 mA | Std. | 0.60 | 7.81 | 0.04 | 1.52 | 0.43 | 7.81 | 6.85 | 4.32 | 4.76 | 11.20 | 10.24 | ns |
| | | -1 | 0.51 | 6.64 | 0.04 | 1.29 | 0.36 | 6.64 | 5.82 | 3.67 | 4.05 | 9.53 | 8.71 | ns |
| | | -2 | 0.45 | 5.83 | 0.03 | 1.14 | 0.32 | 5.83 | 5.11 | 3.22 | 3.56 | 8.36 | 7.65 | ns |
| 100 μA | 16 mA | Std. | 0.60 | 7.81 | 0.04 | 1.52 | 0.43 | 7.81 | 6.85 | 4.32 | 4.76 | 11.20 | 10.24 | ns |
| | | -1 | 0.51 | 6.64 | 0.04 | 1.29 | 0.36 | 6.64 | 5.82 | 3.67 | 4.05 | 9.53 | 8.71 | ns |
| | | -2 | 0.45 | 5.83 | 0.03 | 1.14 | 0.32 | 5.83 | 5.11 | 3.22 | 3.56 | 8.36 | 7.65 | ns |

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is $\pm 100 \mu\text{A}$. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

Timing Characteristics

Table 2-60 • 2.5 V LVC MOS High Slew

Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$, Worst-Case $V_{CCI} = 2.3\text{ V}$
 Applicable to Advanced I/O Banks

| Drive Strength | Speed Grade | t_{DOUT} | t_{DP} | t_{DIN} | t_{PY} | t_{EOUT} | t_{ZL} | t_{ZH} | t_{LZ} | t_{HZ} | t_{ZLS} | t_{ZHS} | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 4 mA | Std. | 0.60 | 8.66 | 0.04 | 1.31 | 0.43 | 7.83 | 8.66 | 2.68 | 2.30 | 10.07 | 10.90 | ns |
| | -1 | 0.51 | 7.37 | 0.04 | 1.11 | 0.36 | 6.66 | 7.37 | 2.28 | 1.96 | 8.56 | 9.27 | ns |
| | -2 | 0.45 | 6.47 | 0.03 | 0.98 | 0.32 | 5.85 | 6.47 | 2.00 | 1.72 | 7.52 | 8.14 | ns |
| 6 mA | Std. | 0.60 | 5.17 | 0.04 | 1.31 | 0.43 | 5.04 | 5.17 | 3.05 | 3.00 | 7.27 | 7.40 | ns |
| | -1 | 0.51 | 4.39 | 0.04 | 1.11 | 0.36 | 4.28 | 4.39 | 2.59 | 2.55 | 6.19 | 6.30 | ns |
| | -2 | 0.45 | 3.86 | 0.03 | 0.98 | 0.32 | 3.76 | 3.86 | 2.28 | 2.24 | 5.43 | 5.53 | ns |
| 8 mA | Std. | 0.60 | 5.17 | 0.04 | 1.31 | 0.43 | 5.04 | 5.17 | 3.05 | 3.00 | 7.27 | 7.40 | ns |
| | -1 | 0.51 | 4.39 | 0.04 | 1.11 | 0.36 | 4.28 | 4.39 | 2.59 | 2.55 | 6.19 | 6.30 | ns |
| | -2 | 0.45 | 3.86 | 0.03 | 0.98 | 0.32 | 3.76 | 3.86 | 2.28 | 2.24 | 5.43 | 5.53 | ns |
| 12 mA | Std. | 0.60 | 3.56 | 0.04 | 1.31 | 0.43 | 3.63 | 3.43 | 3.30 | 3.44 | 5.86 | 5.67 | ns |
| | -1 | 0.51 | 3.03 | 0.04 | 1.11 | 0.36 | 3.08 | 2.92 | 2.81 | 2.92 | 4.99 | 4.82 | ns |
| | -2 | 0.45 | 2.66 | 0.03 | 0.98 | 0.32 | 2.71 | 2.56 | 2.47 | 2.57 | 4.38 | 4.23 | ns |
| 16 mA | Std. | 0.60 | 3.35 | 0.04 | 1.31 | 0.43 | 3.41 | 3.06 | 3.36 | 3.55 | 5.65 | 5.30 | ns |
| | -1 | 0.51 | 2.85 | 0.04 | 1.11 | 0.36 | 2.90 | 2.60 | 2.86 | 3.02 | 4.81 | 4.51 | ns |
| | -2 | 0.45 | 2.50 | 0.03 | 0.98 | 0.32 | 2.55 | 2.29 | 2.51 | 2.65 | 4.22 | 3.96 | ns |
| 24 mA | Std. | 0.60 | 3.09 | 0.04 | 1.31 | 0.43 | 3.15 | 2.44 | 3.44 | 4.00 | 5.38 | 4.68 | ns |
| | -1 | 0.51 | 2.63 | 0.04 | 1.11 | 0.36 | 2.68 | 2.08 | 2.92 | 3.40 | 4.58 | 3.98 | ns |
| | -2 | 0.45 | 2.31 | 0.03 | 0.98 | 0.32 | 2.35 | 1.82 | 2.57 | 2.98 | 4.02 | 3.49 | ns |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

Table 2-83 • 1.5 V LVC MOS Low Slew

Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V
 Applicable to Standard Plus I/O Banks

| Drive Strength | Speed Grade | t_{DOUT} | t_{DP} | t_{DIN} | t_{PY} | t_{EOUT} | t_{ZL} | t_{ZH} | t_{LZ} | t_{HZ} | t_{ZLS} | t_{ZHS} | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA | Std. | 0.66 | 12.08 | 0.04 | 1.42 | 0.43 | 12.01 | 12.08 | 2.72 | 2.43 | 14.24 | 14.31 | ns |
| | -1 | 0.56 | 10.27 | 0.04 | 1.21 | 0.36 | 10.21 | 10.27 | 2.31 | 2.06 | 12.12 | 12.18 | ns |
| | -2 | 0.49 | 9.02 | 0.03 | 1.06 | 0.32 | 8.97 | 9.02 | 2.03 | 1.81 | 10.64 | 10.69 | ns |
| 4 mA | Std. | 0.66 | 9.28 | 0.04 | 1.42 | 0.43 | 9.45 | 8.91 | 3.04 | 3.00 | 11.69 | 11.15 | ns |
| | -1 | 0.56 | 7.89 | 0.04 | 1.21 | 0.36 | 8.04 | 7.58 | 2.58 | 2.55 | 9.94 | 9.49 | ns |
| | -2 | 0.49 | 6.93 | 0.03 | 1.06 | 0.32 | 7.06 | 6.66 | 2.27 | 2.24 | 8.73 | 8.33 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-84 • 1.5 V LVC MOS High Slew

Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V
 Applicable to Standard I/O Banks

| Drive Strength | Speed Grade | t_{DOUT} | t_{DP} | t_{DIN} | t_{PY} | t_{EOUT} | t_{ZL} | t_{ZH} | t_{LZ} | t_{HZ} | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-------|
| 2 mA | Std. | 0.66 | 7.65 | 0.04 | 1.42 | 0.43 | 6.31 | 7.65 | 2.45 | 2.45 | ns |
| | -1 | 0.56 | 6.50 | 0.04 | 1.21 | 0.36 | 5.37 | 6.50 | 2.08 | 2.08 | ns |
| | -2 | 0.49 | 5.71 | 0.03 | 1.06 | 0.32 | 4.71 | 5.71 | 1.83 | 1.83 | ns |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-85 • 1.5 V LVC MOS Low Slew

Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V
 Applicable to Standard I/O Banks

| Drive Strength | Speed Grade | t_{DOUT} | t_{DP} | t_{DIN} | t_{PY} | t_{EOUT} | t_{ZL} | t_{ZH} | t_{LZ} | t_{HZ} | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-------|
| 2 mA | Std. | 0.66 | 12.33 | 0.04 | 1.42 | 0.43 | 11.79 | 12.33 | 2.45 | 2.32 | ns |
| | -1 | 0.56 | 10.49 | 0.04 | 1.21 | 0.36 | 10.03 | 10.49 | 2.08 | 1.98 | ns |
| | -2 | 0.49 | 9.21 | 0.03 | 1.06 | 0.32 | 8.81 | 9.21 | 1.83 | 1.73 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Output Enable Register




Figure 2-19 • Output Enable Register Timing Diagram

Table 2-117 • RAM512X18**Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$**

| Parameter | Description | -2 | -1 | Std. | Units |
|----------------|--|------|------|------|-------|
| t_{AS} | Address setup time | 0.25 | 0.28 | 0.33 | ns |
| t_{AH} | Address hold time | 0.00 | 0.00 | 0.00 | ns |
| t_{ENS} | REN, WEN setup time | 0.13 | 0.15 | 0.17 | ns |
| t_{ENH} | REN, WEN hold time | 0.10 | 0.11 | 0.13 | ns |
| t_{DS} | Input data (WD) setup time | 0.18 | 0.21 | 0.25 | ns |
| t_{DH} | Input data (WD) hold time | 0.00 | 0.00 | 0.00 | ns |
| t_{CKQ1} | Clock High to new data valid on RD (output retained) | 2.16 | 2.46 | 2.89 | ns |
| t_{CKQ2} | Clock High to new data valid on RD (pipelined) | 0.90 | 1.02 | 1.20 | ns |
| t_{C2CRWH}^1 | Address collision clk-to-clk delay for reliable read access after write on same address—Applicable to Opening Edge | 0.50 | 0.43 | 0.38 | ns |
| t_{C2CWRH}^1 | Address collision clk-to-clk delay for reliable write access after read on same address—Applicable to Opening Edge | 0.59 | 0.50 | 0.44 | ns |
| t_{RSTBQ} | RESET Low to data out Low on RD (flow-through) | 0.92 | 1.05 | 1.23 | ns |
| | RESET Low to data out Low on RD (pipelined) | 0.92 | 1.05 | 1.23 | ns |
| $t_{REMRSTB}$ | RESET removal | 0.29 | 0.33 | 0.38 | ns |
| $t_{RECRSTB}$ | RESET recovery | 1.50 | 1.71 | 2.01 | ns |
| $t_{MPWRSTB}$ | RESET minimum pulse width | 0.21 | 0.24 | 0.29 | ns |
| t_{CYC} | Clock cycle time | 3.23 | 3.68 | 4.32 | ns |
| F_{MAX} | Maximum frequency | 310 | 272 | 231 | MHz |

Notes:

1. For more information, refer to the application note [Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs](#).
2. For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

FIFO




Figure 2-36 • FIFO Model

mode is not used in the design, the FF pin is available as a regular I/O. For IGLOOe, ProASIC3EL, and RT ProASIC3 only, the FF pin can be configured as a Schmitt trigger input.

When Flash*Freeze mode is used, the FF pin must not be left floating to avoid accidentally entering Flash*Freeze mode. While in Flash*Freeze mode, the Flash*Freeze pin should be constantly asserted.

The Flash*Freeze pin can be used with any single-ended I/O standard supported by the I/O bank in which the pin is located, and input signal levels compatible with the I/O standard selected. The FF pin should be treated as a sensitive asynchronous signal. When defining pin placement and board layout, simultaneously switching outputs (SSOs) and their effects on sensitive asynchronous pins must be considered.

Unused FF or I/O pins are tristated with weak pull-up. This default configuration applies to both Flash*Freeze mode and normal operation mode. No user intervention is required.

JTAG Pins

Low power flash devices have a separate bank for the dedicated JTAG pins. The JTAG pins can be run at any voltage from 1.5 V to 3.3 V (nominal). VCC must also be powered for the JTAG state machine to operate, even if the device is in bypass mode; VJTAG alone is insufficient. Both VJTAG and VCC to the part must be supplied to allow JTAG signals to transition the device. Isolating the JTAG power supply in a separate I/O bank gives greater flexibility in supply selection and simplifies power supply and PCB design. If the JTAG interface is neither used nor planned for use, the VJTAG pin together with the TRST pin could be tied to GND.

TCK Test Clock

Test clock input for JTAG boundary scan, ISP, and UJTAG. The TCK pin does not have an internal pull-up/-down resistor. If JTAG is not used, Microsemi recommends tying off TCK to GND through a resistor placed close to the FPGA pin. This prevents JTAG operation in case TMS enters an undesired state.

Note that to operate at all VJTAG voltages, 500 Ω to 1 k Ω will satisfy the requirements. Refer to [Table 1](#) for more information.

Table 1 • Recommended Tie-Off Values for the TCK and TRST Pins

| VJTAG | Tie-Off Resistance |
|-------|----------------------------|
| 3.3 V | 200 Ω –1 k Ω |
| 2.5 V | 200 Ω –1 k Ω |
| 1.8 V | 500 Ω –1 k Ω |
| 1.5 V | 500 Ω –1 k Ω |

Notes:

1. Equivalent parallel resistance if more than one device is on the JTAG chain
2. The TCK pin can be pulled up/down.
3. The TRST pin is pulled down.

TDI Test Data Input

Serial input for JTAG boundary scan, ISP, and UJTAG usage. There is an internal weak pull-up resistor on the TDI pin.

TDO Test Data Output

Serial output for JTAG boundary scan, ISP, and UJTAG usage.

TMS Test Mode Select

The TMS pin controls the use of the IEEE 1532 boundary scan pins (TCK, TDI, TDO, TRST). There is an internal weak pull-up resistor on the TMS pin.

TRST Boundary Scan Reset Pin

The TRST pin functions as an active low input to asynchronously initialize (or reset) the boundary scan circuitry. There is an internal weak pull-up resistor on the TRST pin. If JTAG is not used, an external pull-down resistor could be included to ensure the test access port (TAP) is held in reset mode. The resistor values must be chosen from [Table 1](#) and must satisfy the parallel resistance value requirement. The values in [Table 1](#) correspond to the resistor recommended when a single device is used, and the equivalent parallel resistor when multiple devices are connected via a JTAG chain.

| QN132 | |
|-------------------|------------------------|
| Pin Number | A3P250 Function |
| C17 | IO74RSB2 |
| C18 | VCCIB2 |
| C19 | TCK |
| C20 | VMV2 |
| C21 | VPUMP |
| C22 | VJTAG |
| C23 | VCCIB1 |
| C24 | IO53NSB1 |
| C25 | IO51NPB1 |
| C26 | GCA1/IO50PPB1 |
| C27 | GCC0/IO48NDB1 |
| C28 | VCCIB1 |
| C29 | IO42NDB1 |
| C30 | GNDQ |
| C31 | GBA1/IO40RSB0 |
| C32 | GBB0/IO37RSB0 |
| C33 | VCC |
| C34 | IO24RSB0 |
| C35 | IO19RSB0 |
| C36 | IO16RSB0 |
| C37 | IO10RSB0 |
| C38 | VCCIB0 |
| C39 | GAB1/IO03RSB0 |
| C40 | VMV0 |
| D1 | GND |
| D2 | GND |
| D3 | GND |
| D4 | GND |

| CS121 | |
|------------|-----------------|
| Pin Number | A3P060 Function |
| A1 | GNDQ |
| A2 | IO01RSB0 |
| A3 | GAA1/IO03RSB0 |
| A4 | GAC1/IO07RSB0 |
| A5 | IO15RSB0 |
| A6 | IO13RSB0 |
| A7 | IO17RSB0 |
| A8 | GBB1/IO22RSB0 |
| A9 | GBA1/IO24RSB0 |
| A10 | GNDQ |
| A11 | VMV0 |
| B1 | GAA2/IO95RSB1 |
| B2 | IO00RSB0 |
| B3 | GAA0/IO02RSB0 |
| B4 | GAC0/IO06RSB0 |
| B5 | IO08RSB0 |
| B6 | IO12RSB0 |
| B7 | IO16RSB0 |
| B8 | GBC1/IO20RSB0 |
| B9 | GBB0/IO21RSB0 |
| B10 | GBB2/IO27RSB0 |
| B11 | GBA2/IO25RSB0 |
| C1 | IO89RSB1 |
| C2 | GAC2/IO91RSB1 |
| C3 | GAB1/IO05RSB0 |
| C4 | GAB0/IO04RSB0 |
| C5 | IO09RSB0 |
| C6 | IO14RSB0 |
| C7 | GBA0/IO23RSB0 |
| C8 | GBC0/IO19RSB0 |
| C9 | IO26RSB0 |
| C10 | IO28RSB0 |
| C11 | GBC2/IO29RSB0 |
| D1 | IO88RSB1 |
| D2 | IO90RSB1 |
| D3 | GAB2/IO93RSB1 |

| CS121 | |
|------------|-----------------|
| Pin Number | A3P060 Function |
| D4 | IO10RSB0 |
| D5 | IO11RSB0 |
| D6 | IO18RSB0 |
| D7 | IO32RSB0 |
| D8 | IO31RSB0 |
| D9 | GCA2/IO41RSB0 |
| D10 | IO30RSB0 |
| D11 | IO33RSB0 |
| E1 | IO87RSB1 |
| E2 | GFC0/IO85RSB1 |
| E3 | IO92RSB1 |
| E4 | IO94RSB1 |
| E5 | VCC |
| E6 | VCCIB0 |
| E7 | GND |
| E8 | GCC0/IO36RSB0 |
| E9 | IO34RSB0 |
| E10 | GCB1/IO37RSB0 |
| E11 | GCC1/IO35RSB0 |
| F1 | VCOMPLF |
| F2 | GFB0/IO83RSB1 |
| F3 | GFA0/IO82RSB1 |
| F4 | GFC1/IO86RSB1 |
| F5 | VCCIB1 |
| F6 | VCC |
| F7 | VCCIB0 |
| F8 | GCB2/IO42RSB0 |
| F9 | GCC2/IO43RSB0 |
| F10 | GCB0/IO38RSB0 |
| F11 | GCA1/IO39RSB0 |
| G1 | VCCPLF |
| G2 | GFB2/IO79RSB1 |
| G3 | GFA1/IO81RSB1 |
| G4 | GFB1/IO84RSB1 |
| G5 | GND |
| G6 | VCCIB1 |

| CS121 | |
|------------|-----------------|
| Pin Number | A3P060 Function |
| G7 | VCC |
| G8 | GDC0/IO46RSB0 |
| G9 | GDA1/IO49RSB0 |
| G10 | GDB0/IO48RSB0 |
| G11 | GCA0/IO40RSB0 |
| H1 | IO75RSB1 |
| H2 | IO76RSB1 |
| H3 | GFC2/IO78RSB1 |
| H4 | GFA2/IO80RSB1 |
| H5 | IO77RSB1 |
| H6 | GEC2/IO66RSB1 |
| H7 | IO54RSB1 |
| H8 | GDC2/IO53RSB1 |
| H9 | VJTAG |
| H10 | TRST |
| H11 | IO44RSB0 |
| J1 | GEC1/IO74RSB1 |
| J2 | GEC0/IO73RSB1 |
| J3 | GEB1/IO72RSB1 |
| J4 | GEA0/IO69RSB1 |
| J5 | GEB2/IO67RSB1 |
| J6 | IO62RSB1 |
| J7 | GDA2/IO51RSB1 |
| J8 | GDB2/IO52RSB1 |
| J9 | TDI |
| J10 | TDO |
| J11 | GDC1/IO45RSB0 |
| K1 | GEB0/IO71RSB1 |
| K2 | GEA1/IO70RSB1 |
| K3 | GEA2/IO68RSB1 |
| K4 | IO64RSB1 |
| K5 | IO60RSB1 |
| K6 | IO59RSB1 |
| K7 | IO56RSB1 |
| K8 | TCK |
| K9 | TMS |

| CS121 | |
|------------|-----------------|
| Pin Number | A3P060 Function |
| K10 | VPUMP |
| K11 | GDB1/IO47RSB0 |
| L1 | VMV1 |
| L2 | GNDQ |
| L3 | IO65RSB1 |
| L4 | IO63RSB1 |
| L5 | IO61RSB1 |
| L6 | IO58RSB1 |
| L7 | IO57RSB1 |
| L8 | IO55RSB1 |
| L9 | GNDQ |
| L10 | GDA0/IO50RSB0 |
| L11 | VMV1 |

| PQ208 | |
|------------|-----------------|
| Pin Number | A3P600 Function |
| 109 | TRST |
| 110 | VJTAG |
| 111 | GDA0/IO88NDB1 |
| 112 | GDA1/IO88PDB1 |
| 113 | GDB0/IO87NDB1 |
| 114 | GDB1/IO87PDB1 |
| 115 | GDC0/IO86NDB1 |
| 116 | GDC1/IO86PDB1 |
| 117 | IO84NDB1 |
| 118 | IO84PDB1 |
| 119 | IO82NDB1 |
| 120 | IO82PDB1 |
| 121 | IO81PSB1 |
| 122 | GND |
| 123 | VCCIB1 |
| 124 | IO77NDB1 |
| 125 | IO77PDB1 |
| 126 | NC |
| 127 | IO74NDB1 |
| 128 | GCC2/IO74PDB1 |
| 129 | GCB2/IO73PSB1 |
| 130 | GND |
| 131 | GCA2/IO72PSB1 |
| 132 | GCA1/IO71PDB1 |
| 133 | GCA0/IO71NDB1 |
| 134 | GCB0/IO70NDB1 |
| 135 | GCB1/IO70PDB1 |
| 136 | GCC0/IO69NDB1 |
| 137 | GCC1/IO69PDB1 |
| 138 | IO67NDB1 |
| 139 | IO67PDB1 |
| 140 | VCCIB1 |
| 141 | GND |
| 142 | VCC |
| 143 | IO65PSB1 |
| 144 | IO64NDB1 |

| PQ208 | |
|------------|-----------------|
| Pin Number | A3P600 Function |
| 145 | IO64PDB1 |
| 146 | IO63NDB1 |
| 147 | IO63PDB1 |
| 148 | IO62NDB1 |
| 149 | GBC2/IO62PDB1 |
| 150 | IO61NDB1 |
| 151 | GBB2/IO61PDB1 |
| 152 | IO60NDB1 |
| 153 | GBA2/IO60PDB1 |
| 154 | VMV1 |
| 155 | GNDQ |
| 156 | GND |
| 157 | VMV0 |
| 158 | GBA1/IO59RSB0 |
| 159 | GBA0/IO58RSB0 |
| 160 | GBB1/IO57RSB0 |
| 161 | GBB0/IO56RSB0 |
| 162 | GND |
| 163 | GBC1/IO55RSB0 |
| 164 | GBC0/IO54RSB0 |
| 165 | IO52RSB0 |
| 166 | IO50RSB0 |
| 167 | IO48RSB0 |
| 168 | IO46RSB0 |
| 169 | IO44RSB0 |
| 170 | VCCIB0 |
| 171 | VCC |
| 172 | IO36RSB0 |
| 173 | IO35RSB0 |
| 174 | IO34RSB0 |
| 175 | IO33RSB0 |
| 176 | IO32RSB0 |
| 177 | IO31RSB0 |
| 178 | GND |
| 179 | IO29RSB0 |
| 180 | IO28RSB0 |

| PQ208 | |
|------------|-----------------|
| Pin Number | A3P600 Function |
| 181 | IO27RSB0 |
| 182 | IO26RSB0 |
| 183 | IO25RSB0 |
| 184 | IO24RSB0 |
| 185 | IO23RSB0 |
| 186 | VCCIB0 |
| 187 | VCC |
| 188 | IO20RSB0 |
| 189 | IO19RSB0 |
| 190 | IO18RSB0 |
| 191 | IO17RSB0 |
| 192 | IO16RSB0 |
| 193 | IO14RSB0 |
| 194 | IO12RSB0 |
| 195 | GND |
| 196 | IO10RSB0 |
| 197 | IO09RSB0 |
| 198 | IO08RSB0 |
| 199 | IO07RSB0 |
| 200 | VCCIB0 |
| 201 | GAC1/IO05RSB0 |
| 202 | GAC0/IO04RSB0 |
| 203 | GAB1/IO03RSB0 |
| 204 | GAB0/IO02RSB0 |
| 205 | GAA1/IO01RSB0 |
| 206 | GAA0/IO00RSB0 |
| 207 | GNDQ |
| 208 | VMV0 |

| PQ208 | |
|------------|------------------|
| Pin Number | A3P1000 Function |
| 109 | TRST |
| 110 | VJTAG |
| 111 | GDA0/IO113NDB1 |
| 112 | GDA1/IO113PDB1 |
| 113 | GDB0/IO112NDB1 |
| 114 | GDB1/IO112PDB1 |
| 115 | GDC0/IO111NDB1 |
| 116 | GDC1/IO111PDB1 |
| 117 | IO109NDB1 |
| 118 | IO109PDB1 |
| 119 | IO106NDB1 |
| 120 | IO106PDB1 |
| 121 | IO104PSB1 |
| 122 | GND |
| 123 | VCCIB1 |
| 124 | IO99NDB1 |
| 125 | IO99PDB1 |
| 126 | NC |
| 127 | IO96NDB1 |
| 128 | GCC2/IO96PDB1 |
| 129 | GCB2/IO95PSB1 |
| 130 | GND |
| 131 | GCA2/IO94PSB1 |
| 132 | GCA1/IO93PDB1 |
| 133 | GCA0/IO93NDB1 |
| 134 | GCB0/IO92NDB1 |
| 135 | GCB1/IO92PDB1 |
| 136 | GCC0/IO91NDB1 |
| 137 | GCC1/IO91PDB1 |
| 138 | IO88NDB1 |
| 139 | IO88PDB1 |
| 140 | VCCIB1 |
| 141 | GND |
| 142 | VCC |
| 143 | IO86PSB1 |
| 144 | IO84NDB1 |

| PQ208 | |
|------------|------------------|
| Pin Number | A3P1000 Function |
| 145 | IO84PDB1 |
| 146 | IO82NDB1 |
| 147 | IO82PDB1 |
| 148 | IO80NDB1 |
| 149 | GBC2/IO80PDB1 |
| 150 | IO79NDB1 |
| 151 | GBB2/IO79PDB1 |
| 152 | IO78NDB1 |
| 153 | GBA2/IO78PDB1 |
| 154 | VMV1 |
| 155 | GNDQ |
| 156 | GND |
| 157 | VMV0 |
| 158 | GBA1/IO77RSB0 |
| 159 | GBA0/IO76RSB0 |
| 160 | GBB1/IO75RSB0 |
| 161 | GBB0/IO74RSB0 |
| 162 | GND |
| 163 | GBC1/IO73RSB0 |
| 164 | GBC0/IO72RSB0 |
| 165 | IO70RSB0 |
| 166 | IO67RSB0 |
| 167 | IO63RSB0 |
| 168 | IO60RSB0 |
| 169 | IO57RSB0 |
| 170 | VCCIB0 |
| 171 | VCC |
| 172 | IO54RSB0 |
| 173 | IO51RSB0 |
| 174 | IO48RSB0 |
| 175 | IO45RSB0 |
| 176 | IO42RSB0 |
| 177 | IO40RSB0 |
| 178 | GND |
| 179 | IO38RSB0 |
| 180 | IO35RSB0 |

| PQ208 | |
|------------|------------------|
| Pin Number | A3P1000 Function |
| 181 | IO33RSB0 |
| 182 | IO31RSB0 |
| 183 | IO29RSB0 |
| 184 | IO27RSB0 |
| 185 | IO25RSB0 |
| 186 | VCCIB0 |
| 187 | VCC |
| 188 | IO22RSB0 |
| 189 | IO20RSB0 |
| 190 | IO18RSB0 |
| 191 | IO16RSB0 |
| 192 | IO15RSB0 |
| 193 | IO14RSB0 |
| 194 | IO13RSB0 |
| 195 | GND |
| 196 | IO12RSB0 |
| 197 | IO11RSB0 |
| 198 | IO10RSB0 |
| 199 | IO09RSB0 |
| 200 | VCCIB0 |
| 201 | GAC1/IO05RSB0 |
| 202 | GAC0/IO04RSB0 |
| 203 | GAB1/IO03RSB0 |
| 204 | GAB0/IO02RSB0 |
| 205 | GAA1/IO01RSB0 |
| 206 | GAA0/IO00RSB0 |
| 207 | GNDQ |
| 208 | VMV0 |

| FG144 | |
|------------|-----------------|
| Pin Number | A3P060 Function |
| A1 | GNDQ |
| A2 | VMV0 |
| A3 | GAB0/IO04RSB0 |
| A4 | GAB1/IO05RSB0 |
| A5 | IO08RSB0 |
| A6 | GND |
| A7 | IO11RSB0 |
| A8 | VCC |
| A9 | IO16RSB0 |
| A10 | GBA0/IO23RSB0 |
| A11 | GBA1/IO24RSB0 |
| A12 | GNDQ |
| B1 | GAB2/IO53RSB1 |
| B2 | GND |
| B3 | GAA0/IO02RSB0 |
| B4 | GAA1/IO03RSB0 |
| B5 | IO00RSB0 |
| B6 | IO10RSB0 |
| B7 | IO12RSB0 |
| B8 | IO14RSB0 |
| B9 | GBB0/IO21RSB0 |
| B10 | GBB1/IO22RSB0 |
| B11 | GND |
| B12 | VMV0 |
| C1 | IO95RSB1 |
| C2 | GFA2/IO83RSB1 |
| C3 | GAC2/IO94RSB1 |
| C4 | VCC |
| C5 | IO01RSB0 |
| C6 | IO09RSB0 |
| C7 | IO13RSB0 |
| C8 | IO15RSB0 |
| C9 | IO17RSB0 |
| C10 | GBA2/IO25RSB0 |
| C11 | IO26RSB0 |
| C12 | GBC2/IO29RSB0 |

| FG144 | |
|------------|-----------------|
| Pin Number | A3P060 Function |
| D1 | IO91RSB1 |
| D2 | IO92RSB1 |
| D3 | IO93RSB1 |
| D4 | GAA2/IO51RSB1 |
| D5 | GAC0/IO06RSB0 |
| D6 | GAC1/IO07RSB0 |
| D7 | GBC0/IO19RSB0 |
| D8 | GBC1/IO20RSB0 |
| D9 | GBB2/IO27RSB0 |
| D10 | IO18RSB0 |
| D11 | IO28RSB0 |
| D12 | GCB1/IO37RSB0 |
| E1 | VCC |
| E2 | GFC0/IO88RSB1 |
| E3 | GFC1/IO89RSB1 |
| E4 | VCCIB1 |
| E5 | IO52RSB1 |
| E6 | VCCIB0 |
| E7 | VCCIB0 |
| E8 | GCC1/IO35RSB0 |
| E9 | VCCIB0 |
| E10 | VCC |
| E11 | GCA0/IO40RSB0 |
| E12 | IO30RSB0 |
| F1 | GFB0/IO86RSB1 |
| F2 | VCOMPLF |
| F3 | GFB1/IO87RSB1 |
| F4 | IO90RSB1 |
| F5 | GND |
| F6 | GND |
| F7 | GND |
| F8 | GCC0/IO36RSB0 |
| F9 | GCB0/IO38RSB0 |
| F10 | GND |
| F11 | GCA1/IO39RSB0 |
| F12 | GCA2/IO41RSB0 |

| FG144 | |
|------------|-----------------|
| Pin Number | A3P060 Function |
| G1 | GFA1/IO84RSB1 |
| G2 | GND |
| G3 | VCCPLF |
| G4 | GFA0/IO85RSB1 |
| G5 | GND |
| G6 | GND |
| G7 | GND |
| G8 | GDC1/IO45RSB0 |
| G9 | IO32RSB0 |
| G10 | GCC2/IO43RSB0 |
| G11 | IO31RSB0 |
| G12 | GCB2/IO42RSB0 |
| H1 | VCC |
| H2 | GFB2/IO82RSB1 |
| H3 | GFC2/IO81RSB1 |
| H4 | GEC1/IO77RSB1 |
| H5 | VCC |
| H6 | IO34RSB0 |
| H7 | IO44RSB0 |
| H8 | GDB2/IO55RSB1 |
| H9 | GDC0/IO46RSB0 |
| H10 | VCCIB0 |
| H11 | IO33RSB0 |
| H12 | VCC |
| J1 | GEB1/IO75RSB1 |
| J2 | IO78RSB1 |
| J3 | VCCIB1 |
| J4 | GEC0/IO76RSB1 |
| J5 | IO79RSB1 |
| J6 | IO80RSB1 |
| J7 | VCC |
| J8 | TCK |
| J9 | GDA2/IO54RSB1 |
| J10 | TDO |
| J11 | GDA1/IO49RSB0 |
| J12 | GDB1/IO47RSB0 |

| Revision | Changes | Page |
|--|--|------------------------------|
| Revision 10 (continued) | "TBD" for 3.3 V LVCMOS Wide Range in Table 2-28 • I/O Output Buffer Maximum Resistances ¹ through Table 2-30 • I/O Output Buffer Maximum Resistances ¹ was replaced by "Same as regular 3.3 V" (SAR 33852). | 2-26 to 2-28 |
| | The equations in the notes for Table 2-31 • I/O Weak Pull-Up/Pull-Down Resistances were corrected (SAR 32470). | 2-28 |
| | "TBD" for 3.3 V LVCMOS Wide Range in Table 2-32 • I/O Short Currents IOSH/IOSL through Table 2-34 • I/O Short Currents IOSH/IOSL was replaced by "Same as regular 3.3 V LVCMOS" (SAR 33852). | 2-29 to 2-31 |
| | In the "3.3 V LVCMOS Wide Range" section, values were added to Table 2-47 through Table 2-49 for IOSL and IOSH, replacing "TBD" (SAR 33852). | 2-39 to 2-40 |
| | The following sentence was deleted from the "2.5 V LVCMOS" section (SAR 24916): "It uses a 5 V-tolerant input buffer and push-pull output buffer." | 2-47 |
| | The table notes were revised for Table 2-90 • LVDS Minimum and Maximum DC Input and Output Levels (SAR 33859). | 2-66 |
| | Values were added for $F_{DDRIMAX}$ and F_{DDOMAX} in Table 2-102 • Input DDR Propagation Delays and Table 2-104 • Output DDR Propagation Delays (SAR 23919). | 2-78, 2-80 |
| | Table 2-115 • ProASIC3 CCC/PLL Specification was updated. A note was added to indicate that when the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available (SAR 25705). | 2-90 |
| | The following figures were deleted (SAR 29991). Reference was made to a new application note, <i>Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs</i> , which covers these cases in detail (SAR 21770). Figure 2-34 • Write Access after Write onto Same Address Figure 2-35 • Read Access after Write onto Same Address Figure 2-35 • Read Access after Write onto Same Address The port names in the SRAM "Timing Waveforms", SRAM "Timing Characteristics" tables, Figure 2-39 • FIFO Reset, and the FIFO "Timing Characteristics" tables were revised to ensure consistency with the software names (SARs 29991, 30510). | 2-92, 2-94, 2-99 2-102 |
| | The "Pin Descriptions" chapter has been added (SAR 21642). | 3-1 |
| Package names used in the "Package Pin Assignments" section were revised to match standards given in <i>Package Mechanical Drawings</i> (SAR 27395). | 4-1 | |
| July 2010 | The versioning system for datasheets has been changed. Datasheets are assigned a revision number that increments each time the datasheet is revised. The "ProASIC3 Device Status" table on page IV indicates the status for each device in the device family. | N/A |