



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	36864
Number of I/O	97
Number of Gates	125000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LBGA
Supplier Device Package	144-FPBGA (13x13)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a3p125-2fg144

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## 2 - ProASIC3 DC and Switching Characteristics

## **General Specifications**

## **Operating Conditions**

Stresses beyond those listed in Table 2-1 may cause permanent damage to the device.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Absolute Maximum Ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the Recommended Operating Conditions specified in Table 2-2 on page 2-2 is not implied.

Table 2-1 • Absolute Maximum Ratings

Symbol	Parameter	Limits	Units
VCC	DC core supply voltage	-0.3 to 1.65	V
VJTAG	JTAG DC voltage	-0.3 to 3.75	V
VPUMP	Programming voltage	-0.3 to 3.75	V
VCCPLL	Analog power supply (PLL)	-0.3 to 1.65	V
VCCI	DC I/O output buffer supply voltage	-0.3 to 3.75	V
VMV	DC I/O input buffer supply voltage	-0.3 to 3.75	V
VI	I/O input voltage	-0.3 V to 3.6 V (when I/O hot insertion mode is enabled) -0.3 V to (VCCI + 1 V) or 3.6 V, whichever voltage is lower (when I/O hot-insertion mode is disabled)	V
T <sub>STG</sub> <sup>2</sup>	Storage temperature	-65 to +150	°C
$T_J^2$	Junction temperature	+125	°C

#### Notes:

- 1. The device should be operated within the limits specified by the datasheet. During transitions, the input signal may undershoot or overshoot according to the limits shown in Table 2-4 on page 2-3.
- 2. VMV pins must be connected to the corresponding VCCI pins. See the "VMVx I/O Supply Voltage (quiet)" section on page 3-1 for further information.
- 3. For flash programming and retention maximum limits, refer to Table 2-3 on page 2-3, and for recommended operating limits, refer to Table 2-2 on page 2-2.



F<sub>CLK</sub> is the global clock signal frequency.

N<sub>S-CELL</sub> is the number of VersaTiles used as sequential modules in the design.

 $P_{AC1}$ ,  $P_{AC2}$ ,  $P_{AC3}$ , and  $P_{AC4}$  are device-dependent.

## Sequential Cells Contribution—P<sub>S-CELL</sub>

$$\mathsf{P}_{\mathsf{S-CELL}} = \mathsf{N}_{\mathsf{S-CELL}} * (\mathsf{P}_{\mathsf{AC5}} + \alpha_1 \, / \, 2 * \, \mathsf{P}_{\mathsf{AC6}}) * \mathsf{F}_{\mathsf{CLK}}$$

 $N_{S\text{-}CELL}$  is the number of VersaTiles used as sequential modules in the design. When a multi-tile sequential cell is used, it should be accounted for as 1.

 $\alpha_1$  is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-16 on page 2-14.

F<sub>CLK</sub> is the global clock signal frequency.

## Combinatorial Cells Contribution—P<sub>C-CELL</sub>

$$P_{C-CELL} = N_{C-CELL} * \alpha_1 / 2 * P_{AC7} * F_{CLK}$$

 $N_{\text{C-CELL}}$  is the number of VersaTiles used as combinatorial modules in the design.

 $\alpha_1$  is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-16 on page 2-14.

F<sub>CLK</sub> is the global clock signal frequency.

## Routing Net Contribution—P<sub>NET</sub>

$$P_{NET} = (N_{S-CELL} + N_{C-CELL}) * \alpha_1 / 2 * P_{AC8} * F_{CLK}$$

N<sub>S-CELL</sub> is the number of VersaTiles used as sequential modules in the design.

N<sub>C-CELL</sub> is the number of VersaTiles used as combinatorial modules in the design.

 $\alpha_1$  is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-16 on page 2-14.

F<sub>CLK</sub> is the global clock signal frequency.

## I/O Input Buffer Contribution—PINPUTS

 $P_{INPUTS} = N_{INPUTS} * \alpha_2 / 2 * P_{AC9} * F_{CLK}$ 

N<sub>INPUTS</sub> is the number of I/O input buffers used in the design.

 $\alpha_2$  is the I/O buffer toggle rate—guidelines are provided in Table 2-16 on page 2-14.

 $F_{\text{CLK}}$  is the global clock signal frequency.

## I/O Output Buffer Contribution—POUTPUTS

 $P_{OUTPUTS} = N_{OUTPUTS} * \alpha_2 / 2 * \beta_1 * P_{AC10} * F_{CLK}$ 

N<sub>OUTPUTS</sub> is the number of I/O output buffers used in the design.

 $\alpha_2$  is the I/O buffer toggle rate—guidelines are provided in Table 2-16 on page 2-14.

 $\beta_1$  is the I/O buffer enable rate—guidelines are provided in Table 2-17 on page 2-14.

F<sub>CLK</sub> is the global clock signal frequency.

2-13 Revision 18



Table 2-32 • I/O Short Currents IOSH/IOSL
Applicable to Advanced I/O Banks

	Drive Strength	IOSL (mA) <sup>1</sup>	IOSH (mA) <sup>1</sup>
3.3 V LVTTL / 3.3 V LVCMOS	2 mA	27	25
	4 mA	27	25
	6 mA	54	51
	8 mA	54	51
	12 mA	109	103
	16 mA	127	132
	24 mA	181	268
3.3 V LVCMOS Wide Range <sup>2</sup>	100 μΑ	Same as regular 3.3 V LVCMOS	Same as regular 3.3 V LVCMOS
2.5 V LVCMOS	2 mA	18	16
	4 mA	18	16
	6 mA	37	32
	8 mA	37	32
	12 mA	74	65
	16 mA	87	83
	24 mA	124	169
1.8 V LVCMOS	2 mA	11	9
	4 mA	22	17
	6 mA	44	35
	8 mA	51	45
	12 mA	74	91
	16 mA	74	91
1.5 V LVCMOS	2 mA	16	13
	4 mA	33	25
	6 mA	39	32
	8 mA	55	66
	12 mA	55	66
3.3 V PCI/PCI-X	Per PCI/PCI-X specification	109	103

2-29 Revision 18

<sup>1.</sup>  $T_J = 100^{\circ}C$ 

<sup>2.</sup> Applicable to 3.3 V LVCMOS Wide Range. I<sub>OSL</sub>/I<sub>OSH</sub> dependent on the I/O buffer drive strength selected for wide range applications. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.



## Single-Ended I/O Characteristics

## 3.3 V LVTTL / 3.3 V LVCMOS

Low-Voltage Transistor–Transistor Logic (LVTTL) is a general-purpose standard (EIA/JESD) for 3.3 V applications. It uses an LVTTL input buffer and push-pull output buffer.

Table 2-37 • Minimum and Maximum DC Input and Output Levels
Applicable to Advanced I/O Banks

3.3 V LVTTL / 3.3 V LVCMOS	V	TL T	v	TH .	VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL <sup>1</sup>	IIH <sup>2</sup>
Drive Strength	Min V	Max V	Min V	Max V	Max V	Min V	mA	mA	Max mA <sup>3</sup>	Max mA <sup>3</sup>	μ <b>Α</b> <sup>4</sup>	μ <b>Α</b> <sup>4</sup>
2 mA	-0.3	0.8	2	3.6	0.4	2.4	2	2	27	25	10	10
4 mA	-0.3	0.8	2	3.6	0.4	2.4	4	4	27	25	10	10
6 mA	-0.3	0.8	2	3.6	0.4	2.4	6	6	54	51	10	10
8 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	54	51	10	10
12 mA	-0.3	0.8	2	3.6	0.4	2.4	12	12	109	103	10	10
16 mA	-0.3	0.8	2	3.6	0.4	2.4	16	16	127	132	10	10
24 mA	-0.3	0.8	2	3.6	0.4	2.4	24	24	181	268	10	10

#### Notes:

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
- 3. Currents are measured at 100°C junction temperature and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.

Table 2-38 • Minimum and Maximum DC Input and Output Levels
Applicable to Standard Plus I/O Banks

3.3 V LVTTL / 3.3 V LVCMOS	V	ΊL	V	ΙΗ	VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL <sup>1</sup>	IIH <sup>2</sup>
Drive Strength	Min V	Max V	Min V	Max V	Max V	Min V	mA	mA	Max mA <sup>3</sup>	Max mA <sup>3</sup>	μ <b>Α</b> <sup>4</sup>	μ <b>Α</b> <sup>4</sup>
2 mA	-0.3	0.8	2	3.6	0.4	2.4	2	2	27	25	10	10
4 mA	-0.3	0.8	2	3.6	0.4	2.4	4	4	27	25	10	10
6 mA	-0.3	0.8	2	3.6	0.4	2.4	6	6	54	51	10	10
8 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	54	51	10	10
12 mA	-0.3	0.8	2	3.6	0.4	2.4	12	12	109	103	10	10
16 mA	-0.3	0.8	2	3.6	0.4	2.4	16	16	109	103	10	10

#### Notes:

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
- 3. Currents are measured at 100°C junction temperature and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.



Table 2-49 • Minimum and Maximum DC Input and Output Levels
Applicable to Standard I/O Banks

3.3 V LVCMOS Wide Range	Equiv. Software Default		TL.	٧	ΊΗ	VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL <sup>2</sup>	IIH <sup>3</sup>
Drive Strength	Drive Strength Option <sup>1</sup>	Min V	Max V	Min V	Max V	Max V	Min V	μΑ	μΑ	Max mA <sup>4</sup>	Max mA <sup>4</sup>	μ <b>Α</b> <sup>5</sup>	μ <b>Α</b> <sup>5</sup>
100 μΑ	2 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	25	27	10	10
100 μΑ	4 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	25	27	10	10
100 μΑ	6 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	51	54	10	10
100 μΑ	8 mA	-0.3	0.8	2	3.6	0.2	VDD – 0.2	100	100	51	54	10	10

- 1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
- 2. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 3. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
- 4. Currents are measured at 85°C junction temperature.
- 5. All LVMCOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.
- 6. Software default selection highlighted in gray.



Table 2-53 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Standard Plus I/O Banks

	Equiv. Software													
Drive Strength	Default Drive Strength Option <sup>1</sup>	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zhs</sub>	Units
100 μΑ	2 mA	Std.	0.60	14.97	0.04	1.52	0.43	14.97	12.79	3.52	3.41	18.36	16.18	ns
		<b>–1</b>	0.51	12.73	0.04	1.29	0.36	12.73	10.88	2.99	2.90	15.62	13.77	ns
		-2	0.45	11.18	0.03	1.14	0.32	11.18	9.55	2.63	2.55	13.71	12.08	ns
100 μΑ	4 mA	Std.	0.60	10.36	0.04	1.52	0.43	10.36	8.93	3.99	4.24	13.75	12.33	ns
		<b>–1</b>	0.51	8.81	0.04	1.29	0.36	8.81	7.60	3.39	3.60	11.70	10.49	ns
		-2	0.45	7.74	0.03	1.14	0.32	7.74	6.67	2.98	3.16	10.27	9.21	ns
100 μΑ	6 mA	Std.	0.60	10.36	0.04	1.52	0.43	10.36	8.93	3.99	4.24	13.75	12.33	ns
		-1	0.51	8.81	0.04	1.29	0.36	8.81	7.60	3.39	3.60	11.70	10.49	ns
		-2	0.45	7.74	0.03	1.14	0.32	7.74	6.67	2.98	3.16	10.27	9.21	ns
100 μΑ	8 mA	Std.	0.60	7.81	0.04	1.52	0.43	7.81	6.85	4.32	4.76	11.20	10.24	ns
		<b>–1</b>	0.51	6.64	0.04	1.29	0.36	6.64	5.82	3.67	4.05	9.53	8.71	ns
		-2	0.45	5.83	0.03	1.14	0.32	5.83	5.11	3.22	3.56	8.36	7.65	ns
100 μΑ	16 mA	Std.	0.60	7.81	0.04	1.52	0.43	7.81	6.85	4.32	4.76	11.20	10.24	ns
		<b>–1</b>	0.51	6.64	0.04	1.29	0.36	6.64	5.82	3.67	4.05	9.53	8.71	ns
		-2	0.45	5.83	0.03	1.14	0.32	5.83	5.11	3.22	3.56	8.36	7.65	ns

<sup>1.</sup> The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

<sup>2.</sup> For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



## **Timing Characteristics**

Table 2-80 • 1.5 V LVCMOS High Slew

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V

Applicable to Advanced I/O Banks

							1						
Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>ZHS</sub>	Units
2 mA	Std.	0.66	8.36	0.04	1.44	0.43	6.82	8.36	3.39	2.77	9.06	10.60	ns
	-1	0.56	7.11	0.04	1.22	0.36	5.80	7.11	2.88	2.35	7.71	9.02	ns
	-2	0.49	6.24	0.03	1.07	0.32	5.10	6.24	2.53	2.06	6.76	7.91	ns
4 mA	Std.	0.66	5.31	0.04	1.44	0.43	4.85	5.31	3.74	3.40	7.09	7.55	ns
	-1	0.56	4.52	0.04	1.22	0.36	4.13	4.52	3.18	2.89	6.03	6.42	ns
	-2	0.49	3.97	0.03	1.07	0.32	3.62	3.97	2.79	2.54	5.29	5.64	ns
6 mA	Std.	0.66	4.67	0.04	1.44	0.43	4.55	4.67	3.82	3.56	6.78	6.90	ns
	-1	0.56	3.97	0.04	1.22	0.36	3.87	3.97	3.25	3.03	5.77	5.87	ns
	-2	0.49	3.49	0.03	1.07	0.32	3.40	3.49	2.85	2.66	5.07	5.16	ns
8 mA	Std.	0.66	4.08	0.04	1.44	0.43	4.15	3.58	3.94	4.20	6.39	5.81	ns
	-1	0.56	3.47	0.04	1.22	0.36	3.53	3.04	3.36	3.58	5.44	4.95	ns
	-2	0.49	3.05	0.03	1.07	0.32	3.10	2.67	2.95	3.14	4.77	4.34	ns
12 mA	Std.	0.66	4.08	0.04	1.44	0.43	4.15	3.58	3.94	4.20	6.39	5.81	ns
	-1	0.56	3.47	0.04	1.22	0.36	3.53	3.04	3.36	3.58	5.44	4.95	ns
	-2	0.49	3.05	0.03	1.07	0.32	3.10	2.67	2.95	3.14	4.77	4.34	ns

#### Notes:

- 1. Software default selection highlighted in gray.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2-61 Revision 18



Table 2-90 • LVDS Minimum and Maximum DC Input and Output Levels

DC Parameter	Description	Min.	Тур.	Max.	Units
VCCI	Supply Voltage	2.375	2.5	2.625	V
VOL	Output Low Voltage	0.9	1.075	1.25	V
VOH	Output High Voltage	1.25	1.425	1.6	V
IOL <sup>1</sup>	Output Lower Current	0.65	0.91	1.16	mA
IOH <sup>1</sup>	Output High Current	0.65	0.91	1.16	mA
VI	Input Voltage	0		2.925	V
IIH <sup>2,3</sup>	Input High Leakage Current			10	μΑ
IIL <sup>2,4</sup>	Input Low Leakage Current			10	μΑ
VODIFF	Differential Output Voltage	250	350	450	mV
VOCM	Output Common Mode Voltage	1.125	1.25	1.375	V
VICM	Input Common Mode Voltage	0.05	1.25	2.35	V
VIDIFF	Input Differential Voltage	100	350		mV

- 1. IOL/IOH defined by VODIFF/(Resistor Network)
- 2. Currents are measured at 85°C junction temperature.
- 3. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN <VCCI. Input current is larger when operating outside recommended ranges.
- 4. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN <VIL.

Table 2-91 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)
1.075	1.325	Cross point

Note: \*Measuring point = V<sub>trip.</sub> See Table 2-22 on page 2-22 for a complete table of trip points.

### **Timing Characteristics**

Table 2-92 • LVDS

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V

Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	Units
Std.	0.66	1.83	0.04	1.60	ns
<b>-1</b>	0.56	1.56	0.04	1.36	ns
-2	0.49	1.37	0.03	1.20	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



Table 2-93 • Minimum and Maximum DC Input and Output Levels

DC Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
VCCI	Supply Voltage	3.	0	3	.3	3	.6	V
VOL	Output Low Voltage	0.96	1.27	1.06	1.43	1.30	1.57	V
VOH	Output High Voltage	1.8	2.11	1.92	2.28	2.13	2.41	V
VIL, VIH	Input Low, Input High Voltages	0	3.6	0	3.6	0	3.6	V
VODIFF	Differential Output Voltage	0.625	0.97	0.625	0.97	0.625	0.97	V
VOCM	Output Common-Mode Voltage	1.762	1.98	1.762	1.98	1.762	1.98	V
VICM	Input Common-Mode Voltage	1.01	2.57	1.01	2.57	1.01	2.57	V
VIDIFF	Input Differential Voltage	300		300		300		mV

#### Table 2-94 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)
1.64	1.94	Cross point

Note: \*Measuring point =  $V_{trip.}$  See Table 2-22 on page 2-22 for a complete table of trip points.

## **Timing Characteristics**

Table 2-95 • LVPECL

Commercial-Case Conditions:  $T_J = 70$ °C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V

Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	Units
Std.	0.66	1.80	0.04	1.40	ns
<b>-1</b>	0.56	1.53	0.04	1.19	ns
-2	0.49	1.34	0.03	1.05	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.






Figure 2-33 • RAM Write, Output Retained. Applicable to Both RAM4K9 and RAM512x18.




Figure 2-34 • RAM Write, Output as Write Data (WMODE = 1). Applicable to RAM4K9 Only.






Figure 2-35 • RAM Reset. Applicable to Both RAM4K9 and RAM512x18.

2-95 Revision 18






Figure 2-39 • FIFO Reset




Figure 2-40 • FIFO EMPTY Flag and AEMPTY Flag Assertion



QN132	
Pin Number	A3P060 Function
A1	GAB2/IO00RSB1
A2	IO93RSB1
A3	VCCIB1
A4	GFC1/IO89RSB1
A5	GFB0/IO86RSB1
A6	VCCPLF
A7	GFA1/IO84RSB1
A8	GFC2/IO81RSB1
A9	IO78RSB1
A10	VCC
A11	GEB1/IO75RSB1
A12	GEA0/IO72RSB1
A13	GEC2/IO69RSB1
A14	IO65RSB1
A15	VCC
A16	IO64RSB1
A17	IO63RSB1
A18	IO62RSB1
A19	IO61RSB1
A20	IO58RSB1
A21	GDB2/IO55RSB1
A22	NC
A23	GDA2/IO54RSB1
A24	TDI
A25	TRST
A26	GDC1/IO48RSB0
A27	VCC
A28	IO47RSB0
A29	GCC2/IO46RSB0
A30	GCA2/IO44RSB0
A31	GCA0/IO43RSB0
A32	GCB1/IO40RSB0
A33	IO36RSB0
A34	VCC
A35	IO31RSB0
A36	GBA2/IO28RSB0

QN132	
Pin Number	A3P060 Function
A37	GBB1/IO25RSB0
A38	GBC0/IO22RSB0
A39	VCCIB0
A40	IO21RSB0
A41	IO18RSB0
A42	IO15RSB0
A43	IO14RSB0
A44	IO11RSB0
A45	GAB1/IO08RSB0
A46	NC
A47	GAB0/IO07RSB0
A48	IO04RSB0
B1	IO01RSB1
B2	GAC2/IO94RSB1
В3	GND
B4	GFC0/IO88RSB1
B5	VCOMPLF
В6	GND
B7	GFB2/IO82RSB1
В8	IO79RSB1
В9	GND
B10	GEB0/IO74RSB1
B11	VMV1
B12	GEB2/IO70RSB1
B13	IO67RSB1
B14	GND
B15	NC
B16	NC
B17	GND
B18	IO59RSB1
B19	GDC2/IO56RSB1
B20	GND
B21	GNDQ
B22	TMS
B23	TDO
B24	GDC0/IO49RSB0

QN132		
Pin Number	A3P060 Function	
B25	GND	
B26	NC	
B27	GCB2/IO45RSB0	
B28	GND	
B29	GCB0/IO41RSB0	
B30	GCC1/IO38RSB0	
B31	GND	
B32	GBB2/IO30RSB0	
B33	VMV0	
B34	GBA0/IO26RSB0	
B35	GBC1/IO23RSB0	
B36	GND	
B37	IO20RSB0	
B38	IO17RSB0	
B39	GND	
B40	IO12RSB0	
B41	GAC0/IO09RSB0	
B42	GND	
B43	GAA1/IO06RSB0	
B44	GNDQ	
C1	GAA2/IO02RSB1	
C2	IO95RSB1	
C3	VCC	
C4	GFB1/IO87RSB1	
C5	GFA0/IO85RSB1	
C6	GFA2/IO83RSB1	
C7	IO80RSB1	
C8	VCCIB1	
C9	GEA1/IO73RSB1	
C10	GNDQ	
C11	GEA2/IO71RSB1	
C12	IO68RSB1	
C13	VCCIB1	
C14	NC	
C15	NC	
C16	IO60RSB1	



## Package Pin Assignments

QN132		
Pin Number	A3P060 Function	
C17	IO57RSB1	
C18	NC	
C19	TCK	
C20	VMV1	
C21	VPUMP	
C22	VJTAG	
C23	VCCIB0	
C24	NC	
C25	NC	
C26	GCA1/IO42RSB0	
C27	GCC0/IO39RSB0	
C28	VCCIB0	
C29	IO29RSB0	
C30	GNDQ	
C31	GBA1/IO27RSB0	
C32	GBB0/IO24RSB0	
C33	VCC	
C34	IO19RSB0	
C35	IO16RSB0	
C36	IO13RSB0	
C37	GAC1/IO10RSB0	
C38	NC	
C39	GAA0/IO05RSB0	
C40	VMV0	
D1	GND	
D2	GND	
D3	GND	
D4	GND	

4-10 Revision 18



TQ144	
Pin Number	A3P125 Function
109	GBA1/IO40RSB0
110	GBA0/IO39RSB0
111	GBB1/IO38RSB0
112	GBB0/IO37RSB0
113	GBC1/IO36RSB0
114	GBC0/IO35RSB0
115	IO34RSB0
116	IO33RSB0
117	VCCIB0
118	GND
119	VCC
120	IO29RSB0
121	IO28RSB0
122	IO27RSB0
123	IO25RSB0
124	IO23RSB0
125	IO21RSB0
126	IO19RSB0
127	IO17RSB0
128	IO16RSB0
129	IO14RSB0
130	IO12RSB0
131	IO10RSB0
132	IO08RSB0
133	IO06RSB0
134	VCCIB0
135	GND
136	VCC
137	GAC1/IO05RSB0
138	GAC0/IO04RSB0
139	GAB1/IO03RSB0
140	GAB0/IO02RSB0
141	GAA1/IO01RSB0
142	GAA0/IO00RSB0
143	GNDQ
144	VMV0



PQ208	
Pin Number	A3P125 Function
1	GND
2	GAA2/IO67RSB1
3	IO68RSB1
4	GAB2/IO69RSB1
5	IO132RSB1
6	GAC2/IO131RSB1
7	NC
8	NC
9	IO130RSB1
10	IO129RSB1
11	NC
12	IO128RSB1
13	NC
14	NC
15	NC
16	VCC
17	GND
18	VCCIB1
19	IO127RSB1
20	NC
21	GFC1/IO126RSB1
22	GFC0/IO125RSB1
23	GFB1/IO124RSB1
24	GFB0/IO123RSB1
25	VCOMPLF
26	GFA0/IO122RSB1
27	VCCPLF
28	GFA1/IO121RSB1
29	GND
30	GFA2/IO120RSB1
31	NC
32	GFB2/IO119RSB1
33	NC
34	GFC2/IO118RSB1
35	IO117RSB1
36	NC

PQ208	
Pin Number	A3P125 Function
37	IO116RSB1
38	IO115RSB1
39	NC
40	VCCIB1
41	GND
42	IO114RSB1
43	IO113RSB1
44	GEC1/IO112RSB1
45	GEC0/IO111RSB1
46	GEB1/IO110RSB1
47	GEB0/IO109RSB1
48	GEA1/IO108RSB1
49	GEA0/IO107RSB1
50	VMV1
51	GNDQ
52	GND
53	NC
54	NC
55	GEA2/IO106RSB1
56	GEB2/IO105RSB1
57	GEC2/IO104RSB1
58	IO103RSB1
59	IO102RSB1
60	IO101RSB1
61	IO100RSB1
62	VCCIB1
63	IO99RSB1
64	IO98RSB1
65	GND
66	IO97RSB1
67	IO96RSB1
68	IO95RSB1
69	IO94RSB1
70	IO93RSB1
71	VCC
72	VCCIB1

DO200		
PQ208		
Pin Number	A3P125 Function	
73	IO92RSB1	
74	IO91RSB1	
75	IO90RSB1	
76	IO89RSB1	
77	IO88RSB1	
78	IO87RSB1	
79	IO86RSB1	
80	IO85RSB1	
81	GND	
82	IO84RSB1	
83	IO83RSB1	
84	IO82RSB1	
85	IO81RSB1	
86	IO80RSB1	
87	IO79RSB1	
88	VCC	
89	VCCIB1	
90	IO78RSB1	
91	IO77RSB1	
92	IO76RSB1	
93	IO75RSB1	
94	IO74RSB1	
95	IO73RSB1	
96	GDC2/IO72RSB1	
97	GND	
98	GDB2/IO71RSB1	
99	GDA2/IO70RSB1	
100	GNDQ	
101	TCK	
102	TDI	
103	TMS	
104	VMV1	
105	GND	
106	VPUMP	
107	NC	
108	TDO	



## Package Pin Assignments

Pin Number         A3P1000 Function           Y15         VCC           Y16         NC           Y17         NC           Y18         GND           Y19         NC           Y20         NC           Y21         NC           Y22         VCCIB1           AA1         GND           AA2         VCCIB3           AA3         NC           AA4         IO181RSB2           AA5         IO178RSB2           AA6         IO175RSB2           AA7         IO169RSB2           AA8         IO160RSB2           AA9         IO160RSB2           AA10         IO152RSB2           AA11         IO146RSB2           AA12         IO139RSB2           AA13         IO133RSB2           AA14         NC           AA15         NC           AA16         IO122RSB2           AA17         IO119RSB2           AA18         IO117RSB2           AA19         NC           AA20         NC           AA21         VCCIB1           AA22         GND           AB1         G	FG484	
Y15         VCC           Y16         NC           Y17         NC           Y18         GND           Y19         NC           Y20         NC           Y21         NC           Y22         VCCIB1           AA1         GND           AA2         VCCIB3           AA3         NC           AA4         IO181RSB2           AA5         IO178RSB2           AA6         IO175RSB2           AA7         IO169RSB2           AA8         IO160RSB2           AA9         IO160RSB2           AA10         IO152RSB2           AA11         IO146RSB2           AA12         IO139RSB2           AA13         IO133RSB2           AA14         NC           AA15         NC           AA16         IO122RSB2           AA17         IO119RSB2           AA18         IO117RSB2           AA19         NC           AA20         NC           AA21         VCCIB1           AA22         GND           AB1         GND           AB2         GND	Pin Number	A3P1000 Function
Y16         NC           Y17         NC           Y18         GND           Y19         NC           Y20         NC           Y21         NC           Y22         VCCIB1           AA1         GND           AA2         VCCIB3           AA3         NC           AA4         IO181RSB2           AA5         IO178RSB2           AA6         IO175RSB2           AA7         IO169RSB2           AA8         IO160RSB2           AA9         IO160RSB2           AA10         IO152RSB2           AA11         IO146RSB2           AA12         IO139RSB2           AA13         IO133RSB2           AA14         NC           AA15         NC           AA16         IO122RSB2           AA17         IO119RSB2           AA18         IO117RSB2           AA19         NC           AA20         NC           AA21         VCCIB1           AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2		
Y17         NC           Y18         GND           Y19         NC           Y20         NC           Y21         NC           Y22         VCCIB1           AA1         GND           AA2         VCCIB3           AA3         NC           AA4         IO181RSB2           AA5         IO178RSB2           AA6         IO175RSB2           AA7         IO169RSB2           AA8         IO160RSB2           AA9         IO160RSB2           AA10         IO152RSB2           AA11         IO146RSB2           AA12         IO139RSB2           AA13         IO133RSB2           AA14         NC           AA15         NC           AA16         IO122RSB2           AA17         IO119RSB2           AA18         IO117RSB2           AA19         NC           AA20         NC           AA21         VCCIB1           AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2		
Y18         GND           Y19         NC           Y20         NC           Y21         NC           Y22         VCCIB1           AA1         GND           AA2         VCCIB3           AA3         NC           AA4         IO181RSB2           AA5         IO178RSB2           AA6         IO175RSB2           AA7         IO169RSB2           AA8         IO160RSB2           AA9         IO160RSB2           AA10         IO152RSB2           AA11         IO146RSB2           AA12         IO139RSB2           AA13         IO133RSB2           AA14         NC           AA15         NC           AA16         IO122RSB2           AA17         IO119RSB2           AA18         IO117RSB2           AA19         NC           AA20         NC           AA21         VCCIB1           AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2		
Y19         NC           Y20         NC           Y21         NC           Y22         VCCIB1           AA1         GND           AA2         VCCIB3           AA3         NC           AA4         IO181RSB2           AA5         IO178RSB2           AA6         IO175RSB2           AA7         IO169RSB2           AA8         IO160RSB2           AA9         IO160RSB2           AA10         IO152RSB2           AA11         IO146RSB2           AA12         IO139RSB2           AA13         IO133RSB2           AA14         NC           AA15         NC           AA16         IO122RSB2           AA17         IO119RSB2           AA18         IO117RSB2           AA19         NC           AA20         NC           AA21         VCCIB1           AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2		_
Y20         NC           Y21         NC           Y22         VCCIB1           AA1         GND           AA2         VCCIB3           AA3         NC           AA4         IO181RSB2           AA5         IO178RSB2           AA6         IO175RSB2           AA7         IO169RSB2           AA8         IO160RSB2           AA9         IO160RSB2           AA10         IO152RSB2           AA11         IO146RSB2           AA12         IO139RSB2           AA13         IO133RSB2           AA14         NC           AA15         NC           AA16         IO122RSB2           AA17         IO119RSB2           AA18         IO117RSB2           AA19         NC           AA20         NC           AA21         VCCIB1           AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2	_	_
Y21         NC           Y22         VCCIB1           AA1         GND           AA2         VCCIB3           AA3         NC           AA4         IO181RSB2           AA5         IO178RSB2           AA6         IO175RSB2           AA7         IO169RSB2           AA8         IO166RSB2           AA9         IO160RSB2           AA10         IO152RSB2           AA11         IO146RSB2           AA12         IO139RSB2           AA13         IO133RSB2           AA14         NC           AA15         NC           AA16         IO122RSB2           AA17         IO119RSB2           AA18         IO117RSB2           AA19         NC           AA20         NC           AA21         VCCIB1           AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2		_
Y22         VCCIB1           AA1         GND           AA2         VCCIB3           AA3         NC           AA4         IO181RSB2           AA5         IO178RSB2           AA6         IO175RSB2           AA7         IO169RSB2           AA8         IO166RSB2           AA9         IO160RSB2           AA10         IO152RSB2           AA11         IO146RSB2           AA12         IO139RSB2           AA13         IO133RSB2           AA14         NC           AA15         NC           AA16         IO122RSB2           AA17         IO119RSB2           AA18         IO117RSB2           AA19         NC           AA20         NC           AA21         VCCIB1           AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2	_	
AA1 GND  AA2 VCCIB3  AA3 NC  AA4 IO181RSB2  AA5 IO178RSB2  AA6 IO175RSB2  AA7 IO169RSB2  AA8 IO166RSB2  AA9 IO160RSB2  AA10 IO152RSB2  AA11 IO146RSB2  AA12 IO139RSB2  AA12 IO139RSB2  AA14 NC  AA15 NC  AA16 IO122RSB2  AA17 IO119RSB2  AA18 IO117RSB2  AA19 NC  AA20 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2		_
AA2 VCCIB3  AA3 NC  AA4 IO181RSB2  AA5 IO178RSB2  AA6 IO175RSB2  AA7 IO169RSB2  AA8 IO166RSB2  AA9 IO160RSB2  AA10 IO152RSB2  AA11 IO146RSB2  AA12 IO139RSB2  AA12 IO139RSB2  AA14 NC  AA15 NC  AA16 IO122RSB2  AA17 IO119RSB2  AA18 IO117RSB2  AA19 NC  AA20 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2		
AA3 NC  AA4 IO181RSB2  AA5 IO178RSB2  AA6 IO175RSB2  AA7 IO169RSB2  AA8 IO166RSB2  AA9 IO160RSB2  AA10 IO152RSB2  AA11 IO146RSB2  AA12 IO139RSB2  AA12 IO139RSB2  AA14 NC  AA15 NC  AA16 IO122RSB2  AA17 IO119RSB2  AA18 IO117RSB2  AA19 NC  AA20 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2		-
AA4 IO181RSB2 AA5 IO178RSB2 AA6 IO175RSB2 AA7 IO169RSB2 AA8 IO166RSB2 AA9 IO160RSB2 AA10 IO152RSB2 AA11 IO146RSB2 AA12 IO139RSB2 AA12 IO139RSB2 AA14 NC AA15 NC AA16 IO122RSB2 AA17 IO119RSB2 AA18 IO117RSB2 AA19 NC AA20 NC AA20 NC AA21 VCCIB1 AA22 GND AB1 GND AB2 GND AB3 VCCIB2		
AA5 IO178RSB2 AA6 IO175RSB2 AA7 IO169RSB2 AA8 IO166RSB2 AA9 IO160RSB2 AA10 IO152RSB2 AA11 IO146RSB2 AA12 IO139RSB2 AA13 IO133RSB2 AA14 NC AA15 NC AA16 IO122RSB2 AA17 IO119RSB2 AA18 IO117RSB2 AA19 NC AA20 NC AA20 NC AA21 VCCIB1 AA22 GND AB1 GND AB2 GND AB3 VCCIB2		
AA6 IO175RSB2 AA7 IO169RSB2 AA8 IO166RSB2 AA9 IO160RSB2 AA10 IO152RSB2 AA11 IO146RSB2 AA12 IO139RSB2 AA13 IO133RSB2 AA14 NC AA15 NC AA16 IO122RSB2 AA17 IO119RSB2 AA18 IO117RSB2 AA19 NC AA20 NC AA20 NC AA21 VCCIB1 AA22 GND AB1 GND AB2 GND AB3 VCCIB2	AA5	
AA7 IO169RSB2  AA8 IO166RSB2  AA9 IO160RSB2  AA10 IO152RSB2  AA11 IO146RSB2  AA12 IO139RSB2  AA13 IO133RSB2  AA14 NC  AA15 NC  AA16 IO122RSB2  AA17 IO119RSB2  AA18 IO117RSB2  AA19 NC  AA20 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2	_	
AA8 IO166RSB2  AA9 IO160RSB2  AA10 IO152RSB2  AA11 IO146RSB2  AA12 IO139RSB2  AA13 IO133RSB2  AA14 NC  AA15 NC  AA16 IO122RSB2  AA17 IO119RSB2  AA18 IO117RSB2  AA19 NC  AA20 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2		
AA9 IO160RSB2 AA10 IO152RSB2 AA11 IO146RSB2 AA12 IO139RSB2 AA13 IO133RSB2 AA14 NC AA15 NC AA16 IO122RSB2 AA17 IO119RSB2 AA18 IO117RSB2 AA19 NC AA20 NC AA20 NC AA21 VCCIB1 AA22 GND AB1 GND AB2 GND AB3 VCCIB2		
AA11 IO146RSB2  AA12 IO139RSB2  AA13 IO133RSB2  AA14 NC  AA15 NC  AA16 IO122RSB2  AA17 IO119RSB2  AA18 IO117RSB2  AA19 NC  AA20 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2	_	
AA12 IO139RSB2  AA13 IO133RSB2  AA14 NC  AA15 NC  AA16 IO122RSB2  AA17 IO119RSB2  AA18 IO117RSB2  AA19 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2	AA10	IO152RSB2
AA12 IO139RSB2  AA13 IO133RSB2  AA14 NC  AA15 NC  AA16 IO122RSB2  AA17 IO119RSB2  AA18 IO117RSB2  AA19 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2	AA11	IO146RSB2
AA14 NC  AA15 NC  AA16 IO122RSB2  AA17 IO119RSB2  AA18 IO117RSB2  AA19 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2		IO139RSB2
AA15 NC  AA16 IO122RSB2  AA17 IO119RSB2  AA18 IO117RSB2  AA19 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2	AA13	IO133RSB2
AA16 IO122RSB2  AA17 IO119RSB2  AA18 IO117RSB2  AA19 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2	AA14	NC
AA17 IO119RSB2  AA18 IO117RSB2  AA19 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2	AA15	NC
AA18 IO117RSB2  AA19 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2	AA16	IO122RSB2
AA19 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2	AA17	IO119RSB2
AA20         NC           AA21         VCCIB1           AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2	AA18	IO117RSB2
AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2	AA19	NC
AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2	AA20	NC
AB1 GND AB2 GND AB3 VCCIB2	AA21	VCCIB1
AB2 GND AB3 VCCIB2	AA22	GND
AB3 VCCIB2	AB1	GND
	AB2	GND
AB4 IO180RSB2	AB3	VCCIB2
	AB4	IO180RSB2
AB5 IO176RSB2	AB5	IO176RSB2
AB6 IO173RSB2	AB6	IO173RSB2

	FG484		
Pin Number	A3P1000 Function		
AB7	IO167RSB2		
AB8	IO162RSB2		
AB9	IO156RSB2		
AB10	IO150RSB2		
AB11	IO145RSB2		
AB12	IO144RSB2		
AB13	IO132RSB2		
AB14	IO127RSB2		
AB15	IO126RSB2		
AB16	IO123RSB2		
AB17	IO121RSB2		
AB18	IO118RSB2		
AB19	NC		
AB20	VCCIB2		
AB21	GND		
AB22	GND		

4-80 Revision 18



# 5 - Datasheet Information

## **List of Changes**

The following table lists critical changes that were made in each version of the ProASIC3 datasheet.

Revision	Changes	Page
Revision 18 (March 2016)	Updated 3.3 V DC supply voltage's maximum Commercial and Industrial values from 3.3 V to 3.6 V in Table 2-2 (SAR 72693).	2-2
	Added reference of Package Mechanical Drawings document in all package pin assignment notes (76833).	NA
Revision 17 (June 2015)	Removed PQFP embedded heat spreader info. from Table 2-5 (SAR 52320).	2-6
	Updated "VCCIBx I/O Supply Voltage" (SAR 43323).	3-1
Revision 16 (December 2014)	Updated "ProASIC3 Ordering Information". Interchanged the positions of Y- Security Feature and I- Application (Temperature Range) (SAR 61079). Added Note "Only devices with package size greater than or equal to 5x5 are supported".	1-IV
	Updated Table Note (2) in Table 2-3 • Flash Programming Limits – Retention, Storage and Operating Temperature so that the Table Note is not applicable for Maximum Storage Temperature T <sub>STG</sub> (SAR 54297).	2-3
	Added values for Drive strength 2 mA in Table 2-41 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew, Table 2-42 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew, Table 2-43 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew, and Table 2-44 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew (SAR 57184).	2-34, 2-35, 2-36, 2-37
	Added Figure 2-1 • High-Temperature Data Retention (HTR) (SAR 45466).	2-3
	Updates made to maintain the style and consistency of the document.	NA
Revision 15 (July 2014)	Added corner pad table note (3) to "QN132 – Bottom View" (SAR 47442).	4-6
	Ambient temperature removed in Table 2-2, table notes and "ProASIC3 Ordering Information" figure were modified (SAR 48343).	2-2 1-IV
	Other updates were made to maintain the style and consistency of the datasheet.	NA
Revision 14 (April 2014)	Note added for the discontinuance of QN132 package to the following tables and section: "ProASIC3 Devices", "I/Os Per Package 1", "ProASIC3 FPGAs Package Sizes Dimensions" and "QN132 – Bottom View" section (SAR 55118).	I, III, 4-6



## Datasheet Information

Revision	Changes	Page
Advance v0.6	The "RESET" section was updated.	2-25
(continued)	The "WCLK and RCLK" section was updated.	2-25
	The "RESET" section was updated.	2-25
	The "RESET" section was updated.	2-27
	The "Introduction" of the "Advanced I/Os" section was updated.	2-28
	The "I/O Banks" section is new. This section explains the following types of I/Os: Advanced Standard+ Standard Table 2-12 • Automotive ProASIC3 Bank Types Definition and Differences is	2-29
	new. This table describes the standards listed above.	
	PCI-X 3.3 V was added to the Compatible Standards for 3.3 V in Table 2-11 • VCCI Voltages and Compatible Standards	2-29
	Table 2-13 • ProASIC3 I/O Features was updated.	2-30
	The "Double Data Rate (DDR) Support" section was updated to include information concerning implementation of the feature.	2-32
	The "Electrostatic Discharge (ESD) Protection" section was updated to include testing information.	2-35
	Level 3 and 4 descriptions were updated in Table 2-43 • I/O Hot-Swap and 5 V Input Tolerance Capabilities in ProASIC3 Devices.	2-64
	The notes in Table 2-43 • I/O Hot-Swap and 5 V Input Tolerance Capabilities in ProASIC3 Devices were updated.	2-64
	The "Simultaneous Switching Outputs (SSOs) and Printed Circuit Board Layout" section is new.	2-41
	A footnote was added to Table 2-14 • Maximum I/O Frequency for Single-Ended and Differential I/Os in All Banks in Automotive ProASIC3 Devices (maximum drive strength and high slew selected).	2-30
	Table 2-18 • Automotive ProASIC3 I/O Attributes vs. I/O Standard Applications	2-45
	Table 2-50 • ProASIC3 Output Drive (OUT_DRIVE) for Standard I/O Bank Type (A3P030 device)	2-83
	Table 2-51 • ProASIC3 Output Drive for Standard+ I/O Bank Type was updated.	2-84
	Table 2-54 • ProASIC3 Output Drive for Advanced I/O Bank Type was updated.	2-84
	The "x" was updated in the "User I/O Naming Convention" section.	2-48
	The "VCC Core Supply Voltage" pin description was updated.	2-50
	The "VMVx I/O Supply Voltage (quiet)" pin description was updated to include information concerning leaving the pin unconnected.	2-50
	The "VJTAG JTAG Supply Voltage" pin description was updated.	2-50
	The "VPUMP Programming Supply Voltage" pin description was updated to include information on what happens when the pin is tied to ground.	2-50
	The "I/O User Input/Output" pin description was updated to include information on what happens when the pin is unused.	2-50
	The "JTAG Pins" section was updated to include information on what happens when the pin is unused.	2-51

5-11 Revision 18



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense and security, aerospace, and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs, and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet Solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif. and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.