



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	36864
Number of I/O	71
Number of Gates	125000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	100-TQFP
Supplier Device Package	100-VQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a3p125-2vqg100

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



0-I/O is set to drive out logic Low

Last Known State – I/O is set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming

Z -Tristate: I/O is tristated

rom file Save to file			Show BSR De
Port Name	Macro Cell	Pin Number	1/O State (Output Only)
BIST	ADLIB:INBUF	T2	1
BYPASS_IO	ADLIB:INBUF	K1	1
CLK	ADLIB:INBUF	B1	1
ENOUT	ADLIB:INBUF	J16	1
LED	ADLIB:OUTBUF	M3	0
MONITOR(0)	ADLIB:OUTBUF	B5	0
MONITOR[1]	ADLIB:OUTBUF	C7	Z
MONITOR[2]	ADLIB:OUTBUF	D9	Z
MONITOR(3)	ADLIB:OUTBUF	D7	Z
MONITOR[4]	ADLIB:OUTBUF	A11	Z
OEa	ADLIB:INBUF	E4	Z
ОЕЬ	ADLIB:INBUF	F1	Z
OSC_EN	ADLIB:INBUF	K3	Z
PAD[10]	ADLIB:BIBUF_LVCMOS33U	M8	Z
PAD[11]	ADLIB:BIBUF_LVCMOS33D	R7	Z
PAD[12]	ADLIB:BIBUF_LVCMOS33U	D11	Z
PAD[13]	ADLIB:BIBUF_LVCMOS33D	C12	Z
PAD[14]	ADLIB:BIBUF_LVCMOS33U	R6	Z
1			-

Figure 1-4 • I/O States During Programming Window

- 6. Click OK to return to the FlashPoint Programming File Generator window.
- Note: I/O States During programming are saved to the ADB and resulting programming files after completing programming file generation.



Table 2-29 • I/O Output Buffer Maximum Resistances ¹ Applicable to Standard Plus I/O Banks

Standard	Drive Strength	R _{PULL-DOWN} (Ω) ²	R _{PULL-UP} (Ω) ³
3.3 V LVTTL / 3.3 V	2 mA	100	300
LVCMOS	4 mA	100	300
	6 mA	50	150
	8 mA	50	150
	12 mA	25	75
	16 mA	25	75
3.3 V LVCMOS Wide Range ⁴	.3 V LVCMOS Wide 100 μA Same as cange ⁴		Same as regular 3.3 V LVCMOS
2.5 V LVCMOS	2 mA	100	200
	4 mA	100	200
	6 mA	50	100
	8 mA	50	100
	12 mA	25	50
1.8 V LVCMOS	2 mA	200	225
	4 mA	100	112
	6 mA	50	56
	8 mA	50	56
1.5 V LVCMOS	2 mA	200	224
	4 mA	100	112
3.3 V PCI/PCI-X	Per PCI/PCI-X specification	25	75

Notes:

 These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on VCCI, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located at http://www.microsemi.com/soc/download/ibis/default.aspx.

4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

^{2.} R_(PULL-DOWN-MAX) = (VOLspec) / IOLspec

^{3.} R_(PULL-UP-MAX) = (VCCImax – VOHspec) / IOHspec



Table 2-30 • I/O Output Buffer Maximum Resistances¹ Applicable to Standard I/O Banks

Standard	Drive Strength	R _{PULL-DOWN} (Ω) ²	R _{PULL-UP} (Ω) ³
3.3 V LVTTL / 3.3 V LVCMOS	2 mA	100	300
	4 mA	100	300
	6 mA	50	150
	8 mA	50	150
3.3 V LVCMOS Wide Range ⁴	100 µA	Same as regular 3.3 V LVCMOS	Same as regular 3.3 V LVCMOS
2.5 V LVCMOS	2 mA	100	200
	4 mA	100	200
	6 mA	50	100
	8 mA	50	100
1.8 V LVCMOS	2 mA	200	225
	4 mA	100	112
1.5 V LVCMOS	2 mA	200	224

Notes:

1. These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on VCCI, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located at http://www.microsemi.com/soc/download/ibis/default.aspx.

2. R_(PULL-DOWN-MAX) = (VOLspec) / IOLspec

3. R_(PULL-UP-MAX) = (VCCImax – VOHspec) / IOHspec

4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

Table 2-31 • I/O Weak Pull-Up/Pull-Down Resistances Minimum and Maximum Weak Pull-Up/Pull-Down Resistance Values

	R _{(WEAK}	PULL-UP) ¹ Ω)	${\sf R}_{\sf (WEAK PULL-DOWN)}^2$ (Ω)		
VCCI	Min	Мах	Min	Мах	
3.3 V	10 k	45 k	10 k	45 k	
3.3 V (wide range I/Os)	10 k	45 k	10 k	45 k	
2.5 V	11 k	55 k	12 k	74 k	
1.8 V	18 k	70 k	17 k	110 k	
1.5 V	19 k	90 k	19 k	140 k	

Notes:

R_(WEAK PULL-UP-MAX) = (VCCI_{MAX} - VOH_{spec}) / I_(WEAK PULL-UP-MIN)
 R_(WEAK PULL-DOWN-MAX) = (VOL_{spec}) / I_(WEAK PULL-DOWN-MIN)



Table 2-33 • I/O Short Currents IOSH/IOSL Applicable to Standard Plus I/O Banks

	Drive Strength	IOSL (mA) ¹	IOSH (mA) ¹
3.3 V LVTTL / 3.3 V LVCMOS	2 mA	27	25
	4 mA	27	25
	6 mA	54	51
	8 mA	54	51
	12 mA	109	103
	16 mA	109	103
3.3 V LVCMOS Wide Range ²	100 µA	Same as regular 3.3 V LVCMOS	Same as regular 3.3 V LVCMOS
2.5 V LVCMOS	2 mA	18	16
	4 mA	18	16
	6 mA	37	32
	8 mA	37	32
	12 mA	74	65
1.8 V LVCMOS	2 mA	11	9
	4 mA	22	17
	6 mA	44	35
	8 mA	44	35
1.5 V LVCMOS	2 mA	16	13
	4 mA	33	25
3.3 V PCI/PCI-X	Per PCI/PCI-X specification	109	103

Notes:

1. $T_J = 100^{\circ}C$

 Applicable to 3.3 V LVCMOS Wide Range. IOSL/IOSH dependent on the I/O buffer drive strength selected for wide range applications. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.



Table 2-43 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Standard Plus I/O Banks

Drive	Speed												
Strength	Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
2 mA	Std.	0.66	7.20	0.04	1.00	0.43	7.34	6.29	2.27	2.34	9.57	8.52	ns
	-1	0.56	6.13	0.04	0.85	0.36	6.24	5.35	1.93	1.99	8.14	7.25	ns
	-2	0.49	5.38	0.03	0.75	0.32	5.48	4.69	1.70	1.75	7.15	6.36	ns
4 mA	Std.	0.66	7.20	0.04	1.00	0.43	7.34	6.29	2.27	2.34	9.57	8.52	ns
	-1	0.56	6.13	0.04	0.85	0.36	6.24	5.35	1.93	1.99	8.14	7.25	ns
	-2	0.49	5.38	0.03	0.75	0.32	5.48	4.69	1.70	1.75	7.15	6.36	ns
6 mA	Std.	0.66	4.50	0.04	1.00	0.43	4.58	3.82	2.58	2.88	6.82	6.05	ns
	-1	0.56	3.83	0.04	0.85	0.36	3.90	3.25	2.19	2.45	5.80	5.15	ns
	-2	0.49	3.36	0.03	0.75	0.32	3.42	2.85	1.92	2.15	5.09	4.52	ns
8 mA	Std.	0.66	4.50	0.04	1.00	0.43	4.58	3.82	2.58	2.88	6.82	6.05	ns
	–1	0.56	3.83	0.04	0.85	0.36	3.90	3.25	2.19	2.45	5.80	5.15	ns
	-2	0.49	3.36	0.03	0.75	0.32	3.42	2.85	1.92	2.15	5.09	4.52	ns
12 mA	Std.	0.66	3.16	0.04	1.00	0.43	3.22	2.58	2.79	3.22	5.45	4.82	ns
	-1	0.56	2.69	0.04	0.85	0.36	2.74	2.20	2.37	2.74	4.64	4.10	ns
	-2	0.49	2.36	0.03	0.75	0.32	2.40	1.93	2.08	2.41	4.07	3.60	ns
16 mA	Std.	0.66	3.16	0.04	1.00	0.43	3.22	2.58	2.79	3.22	5.45	4.82	ns
	-1	0.56	2.69	0.04	0.85	0.36	2.74	2.20	2.37	2.74	4.64	4.10	ns
	-2	0.49	2.36	0.03	0.75	0.32	2.40	1.93	2.08	2.41	4.07	3.60	ns

Notes:

1. Software default selection highlighted in gray.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



Table 2-51 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Advanced I/O Banks

Drive Strength	Equiv. Software Default Drive Strength Option ¹	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
100 µA	2 mA	Std.	0.60	15.86	0.04	1.54	0.43	15.86	13.51	4.09	3.80	19.25	16.90	ns
		-1	0.51	13.49	0.04	1.31	0.36	13.49	11.49	3.48	3.23	16.38	14.38	ns
		-2	0.45	11.84	0.03	1.15	0.32	11.84	10.09	3.05	2.84	14.38	12.62	ns
100 µA	4 mA	Std.	0.60	11.25	0.04	1.54	0.43	11.25	9.54	4.61	4.70	14.64	12.93	ns
		-1	0.51	9.57	0.04	1.31	0.36	9.57	8.11	3.92	4.00	12.46	11.00	ns
		-2	0.45	8.40	0.03	1.15	0.32	8.40	7.12	3.44	3.51	10.93	9.66	ns
100 µA	6 mA	Std.	0.60	11.25	0.04	1.54	0.43	11.25	9.54	4.61	4.70	14.64	12.93	ns
		-1	0.51	9.57	0.04	1.31	0.36	9.57	8.11	3.92	4.00	12.46	11.00	ns
		-2	0.45	8.40	0.03	1.15	0.32	8.40	7.12	3.44	3.51	10.93	9.66	ns
100 µA	8 mA	Std.	0.60	8.63	0.04	1.54	0.43	8.63	7.39	4.96	5.28	12.02	10.79	ns
		-1	0.51	7.34	0.04	1.31	0.36	7.34	6.29	4.22	4.49	10.23	9.18	ns
		-2	0.45	6.44	0.03	1.15	0.32	6.44	5.52	3.70	3.94	8.98	8.06	ns
100 µA	16 mA	Std.	0.60	8.05	0.04	1.54	0.43	8.05	6.93	5.03	5.43	11.44	10.32	ns
		-1	0.51	6.85	0.04	1.31	0.36	6.85	5.90	4.28	4.62	9.74	8.78	ns
		-2	0.45	6.01	0.03	1.15	0.32	6.01	5.18	3.76	4.06	8.55	7.71	ns
100 µA	24 mA	Std.	0.60	7.50	0.04	1.54	0.43	7.50	6.90	5.13	6.00	10.89	10.29	ns
		-1	0.51	6.38	0.04	1.31	0.36	6.38	5.87	4.36	5.11	9.27	8.76	ns
		-2	0.45	5.60	0.03	1.15	0.32	5.60	5.15	3.83	4.48	8.13	7.69	ns

Notes:

 The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



Table 2-73 • 1.8 V LVCMOS Low Slew

Commercial-Case Conditions: T _J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V
Applicable to Standard Plus I/O Banks

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
2 mA	Std.	0.66	14.80	0.04	1.20	0.43	13.49	14.80	2.25	1.46	15.73	17.04	ns
	-1	0.56	12.59	0.04	1.02	0.36	11.48	12.59	1.91	1.25	13.38	14.49	ns
	-2	0.49	11.05	0.03	0.90	0.32	10.08	11.05	1.68	1.09	11.75	12.72	ns
4 mA	Std.	0.66	9.90	0.04	1.20	0.43	9.73	9.90	2.65	2.50	11.97	12.13	ns
	-1	0.56	8.42	0.04	1.02	0.36	8.28	8.42	2.26	2.12	10.18	10.32	ns
	-2	0.49	7.39	0.03	0.90	0.32	7.27	7.39	1.98	1.86	8.94	9.06	ns
6 mA	Std.	0.66	7.44	0.04	1.20	0.43	7.58	7.32	2.94	2.99	9.81	9.56	ns
	-1	0.56	6.33	0.04	1.02	0.36	6.44	6.23	2.50	2.54	8.35	8.13	ns
	-2	0.49	5.55	0.03	0.90	0.32	5.66	5.47	2.19	2.23	7.33	7.14	ns
8 mA	Std.	0.66	7.44	0.04	1.20	0.43	7.58	7.32	2.94	2.99	9.81	9.56	ns
	-1	0.56	6.33	0.04	1.02	0.36	6.44	6.23	2.50	2.54	8.35	8.13	ns
	-2	0.49	5.55	0.03	0.90	0.32	5.66	5.47	2.19	2.23	7.33	7.14	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-74 • 1.8 V LVCMOS High SlewCommercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 VApplicable to Standard I/O Banks

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	Units
2 mA	Std.	0.66	11.21	0.04	1.20	0.43	8.53	11.21	1.99	1.21	ns
	-1	0.56	9.54	0.04	1.02	0.36	7.26	9.54	1.69	1.03	ns
	-2	0.49	8.37	0.03	0.90	0.32	6.37	8.37	1.49	0.90	ns
4 mA	Std.	0.66	6.34	0.04	1.20	0.43	5.38	6.34	2.41	2.48	ns
	-1	0.56	5.40	0.04	1.02	0.36	4.58	5.40	2.05	2.11	ns
	-2	0.49	4.74	0.03	0.90	0.32	4.02	4.74	1.80	1.85	ns

Notes:

1. Software default selection highlighted in gray.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



3.3 V PCI, 3.3 V PCI-X

Peripheral Component Interface for 3.3 V standard specifies support for 33 MHz and 66 MHz PCI Bus applications.

Table 2-86 •	Minimum and	Maximum D	OC Input and	Output Levels
--------------	-------------	-----------	--------------	---------------

3.3 V PCI/PCI-X	V	ΊL	V	IH	VOL	VOH	IOL	IOH	IOSL	IOSH	IIL	IIH
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max,. V	Min. V	mA	mA	Max. mA ¹	Max. mA ¹	μA²	μA²
Per PCI specification					Per PCI	curves					10	10

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.

AC loadings are defined per the PCI/PCI-X specifications for the datapath; Microsemi loadings for enable path characterization are described in Figure 2-11.



Figure 2-11 • AC Loading

AC loadings are defined per PCI/PCI-X specifications for the datapath; Microsemi loading for tristate is described in Table 2-87.

Table 2-87 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C _{LOAD} (pF)
0	3.3	0.285 * VCCI for t _{DP(R)}	10
		0.615 * VCCI for t _{DP(F)}	

Note: *Measuring point = V_{trip} . See Table 2-22 on page 2-22 for a complete table of trip points.



B-LVDS/M-LVDS

Bus LVDS (B-LVDS) and Multipoint LVDS (M-LVDS) specifications extend the existing LVDS standard to highperformance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers. Microsemi LVDS drivers provide the higher drive current required by B-LVDS and M-LVDS to accommodate the loading. The drivers require series terminations for better signal quality and to control voltage swing. Termination is also required at both ends of the bus since the driver can be located anywhere on the bus. These configurations can be implemented using the TRIBUF_LVDS and BIBUF_LVDS macros along with appropriate terminations. Multipoint designs using Microsemi LVDS macros can achieve up to 200 MHz with a maximum of 20 loads. A sample application is given in Figure 2-13. The input and output buffer delays are available in the LVDS section in Table 2-92.

Example: For a bus consisting of 20 equidistant loads, the following terminations provide the required differential voltage, in worst-case Industrial operating conditions, at the farthest receiver: $R_S = 60 \Omega$ and $R_T = 70 \Omega$, given $Z_0 = 50 \Omega$ (2") and $Z_{stub} = 50 \Omega$ (~1.5").





LVPECL

Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standard. It requires that one data bit be carried through two signal lines. Like LVDS, two pins are needed. It also requires external resistor termination.

The full implementation of the LVDS transmitter and receiver is shown in an example in Figure 2-14. The building blocks of the LVPECL transmitter-receiver are one transmitter macro, one receiver macro, three board resistors at the transmitter end, and one resistor at the receiver end. The values for the three driver resistors are different from those used in the LVDS implementation because the output standard specifications are different.









Figure 2-27 • Timing Model and Waveforms

Timing Characteristics

Table 2-106 • Register Delays

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	-2	-1	Std.	Units
t _{CLKQ}	Clock-to-Q of the Core Register	0.55	0.63	0.74	ns
t _{SUD}	Data Setup Time for the Core Register	0.43	0.49	0.57	ns
t _{HD}	Data Hold Time for the Core Register	0.00	0.00	0.00	ns
t _{SUE}	Enable Setup Time for the Core Register	0.45	0.52	0.61	ns
t _{HE}	Enable Hold Time for the Core Register	0.00	0.00	0.00	ns
t _{CLR2Q}	Asynchronous Clear-to-Q of the Core Register	0.40	0.45	0.53	ns
t _{PRE2Q}	Asynchronous Preset-to-Q of the Core Register	0.40	0.45	0.53	ns
t _{REMCLR}	Asynchronous Clear Removal Time for the Core Register	0.00	0.00	0.00	ns
t _{RECCLR}	Asynchronous Clear Recovery Time for the Core Register	0.22	0.25	0.30	ns
t _{REMPRE}	Asynchronous Preset Removal Time for the Core Register	0.00	0.00	0.00	ns
t _{RECPRE}	Asynchronous Preset Recovery Time for the Core Register	0.22	0.25	0.30	ns
t _{WCLR}	Asynchronous Clear Minimum Pulse Width for the Core Register	0.22	0.25	0.30	ns
t _{WPRE}	Asynchronous Preset Minimum Pulse Width for the Core Register	0.22	0.25	0.30	ns
t _{CKMPWH}	Clock Minimum Pulse Width High for the Core Register	0.32	0.37	0.43	ns
t _{CKMPWL}	Clock Minimum Pulse Width Low for the Core Register	0.36	0.41	0.48	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Global Resource Characteristics

A3P250 Clock Tree Topology

Clock delays are device-specific. Figure 2-28 is an example of a global tree used for clock routing. The global tree presented in Figure 2-28 is driven by a CCC located on the west side of the A3P250 device. It is used to drive all D-flip-flops in the device.



Figure 2-28 • Example of Global Tree Use in an A3P250 Device for Clock Routing

Global Tree Timing Characteristics

Global clock delays include the central rib delay, the spine delay, and the row delay. Delays do not include I/O input buffer clock delays, as these are I/O standard–dependent, and the clock may be driven and conditioned internally by the CCC module. For more details on clock conditioning capabilities, refer to the "Clock Conditioning Circuits" section on page 2-90. Table 2-108 to Table 2-114 on page 2-89 present minimum and maximum global clock delays within each device. Minimum and maximum delays are measured with minimum and maximum loading.



Clock Conditioning Circuits

CCC Electrical Specifications

Timing Characteristics

Table 2-115 • ProASIC3 CCC/PLL Specification

Parameter		Minimum	Typical	Maximum	Units
Clock Conditioning Circuitry Input Freq	uency f _{IN_CCC}	1.5		350	MHz
Clock Conditioning Circuitry Output Fre	equency f _{OUT_CCC}	0.75		350	MHz
Serial Clock (SCLK) for Dynamic PLL ¹				125	MHz
Delay Increments in Programmable De	elay Blocks ^{2, 3}		200 ⁴		ps
Number of Programmable Values in Delay Block	Each Programmable			32	
Input Period Jitter				1.5	ns
CCC Output Peak-to-Peak Period Jitte	r F _{CCC_OUT}	М	ax Peak-to-F	eak Period Jit	ter
		1 Global Network Used		3 Global Networks Used	
0.75 MHz to 24 MHz		0.50%		0.70%	
24 MHz to 100 MHz		1.00%		1.20%	
100 MHz to 250 MHz		1.75%		2.00%	
250 MHz to 350 MHz		2.50%		5.60%	
Acquisition Time					
(A3P250 and A3P1000 only)	LockControl = 0			300	μs
	LockControl = 1			300	μs
(all other dies)	LockControl = 0			300	μs
	LockControl = 1			6.0	ms
Tracking Jitter ⁵					
(A3P250 and A3P1000 only)	LockControl = 0			1.6	ns
	LockControl = 1			1.6	ns
(all other dies)	LockControl = 0			1.6	ns
	LockControl = 1			0.8	ns
Output Duty Cycle		48.5		51.5	%
Delay Range in Block: Programmable	Delay 1 ^{2, 3}	0.6		5.56	ns
Delay Range in Block: Programmable	Delay 2 ^{2, 3}	0.225		5.56	ns
Delay Range in Block: Fixed Delay ^{2, 3}			2.2		ns

Notes:

1. Maximum value obtained for a -2 speed-grade device in worst-case commercial conditions. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2. This delay is a function of voltage and temperature. See Table 2-6 on page 2-6 for deratings.

3. $T_J = 25^{\circ}C$, VCC = 1.5 V

- 4. When the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available. Refer to the Libero SoC Online Help for more information.
- 5. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to the PLL input clock edge. Tracking jitter does not measure the variation in PLL output period, which is covered by the period jitter parameter.

6. The A3P030 device does not contain a PLL.



FIFO



Figure 2-36 • FIFO Model



3 – Pin Descriptions

Supply Pins

Ground

Ground supply voltage to the core, I/O outputs, and I/O logic.

GNDQ Ground (quiet)

Quiet ground supply voltage to input buffers of I/O banks. Within the package, the GNDQ plane is decoupled from the simultaneous switching noise originated from the output buffer ground domain. This minimizes the noise transfer within the package and improves input signal integrity. GNDQ must always be connected to GND on the board.

VCC

GND

Core Supply Voltage

Supply voltage to the FPGA core, nominally 1.5 V. VCC is required for powering the JTAG state machine in addition to VJTAG. Even when a device is in bypass mode in a JTAG chain of interconnected devices, both VCC and VJTAG must remain powered to allow JTAG signals to pass through the device.

VCCIBx I/O Supply Voltage

Supply voltage to the bank's I/O output buffers and I/O logic. Bx is the I/O bank number. There are up to eight I/O banks on low power flash devices plus a dedicated VJTAG bank. Each bank can have a separate VCCI connection. All I/Os in a bank will run off the same VCCIBx supply. VCCI can be 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. In general, unused I/O banks should have their corresponding VCCIX pins tied to GND. If an output pad is terminated to ground through any resistor and if the corresponding VCCIX is left floating, then the leakage current to ground is ~ 0uA. However, if an output pad is terminated to ground is ~ 3 uA. For unused banks the aforementioned behavior is to be taken into account while deciding if it's better to float VCCIX of unused bank or tie it to GND.

VMVx I/O Supply Voltage (quiet)

Quiet supply voltage to the input buffers of each I/O bank. *x* is the bank number. Within the package, the VMV plane biases the input stage of the I/Os in the I/O banks. This minimizes the noise transfer within the package and improves input signal integrity. Each bank must have at least one VMV connection, and no VMV should be left unconnected. All I/Os in a bank run off the same VMVx supply. VMV is used to provide a quiet supply voltage to the input buffers of each I/O bank. VMVx can be 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O banks should have their corresponding VMV pins tied to GND. VMV and VCCI should be at the same voltage within a given I/O bank. Used VMV pins must be connected to the corresponding VCCI pins of the same bank (i.e., VMV0 to VCCIB0, VMV1 to VCCIB1, etc.).

VCCPLA/B/C/D/E/F PLL Supply Voltage

Supply voltage to analog PLL, nominally 1.5 V.

When the PLLs are not used, the Designer place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground. Microsemi recommends tying VCCPLx to VCC and using proper filtering circuits to decouple VCC noise from the PLLs. Refer to the PLL Power Supply Decoupling section of the "Clock Conditioning Circuits in IGLOO and ProASIC3 Devices" chapter of the *ProASIC3 FPGA Fabric User's Guide* for a complete board solution for the PLL analog power supply and ground.

There is one VCCPLF pin on ProASIC3 devices.

VCOMPLA/B/C/D/E/F PLL Ground

Ground to analog PLL power supplies. When the PLLs are not used, the Designer place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground.

There is one VCOMPLF pin on ProASIC3 devices.



QN132			QN132	QN132		
Pin Number	A3P030 Function	Pin Number	A3P030 Function	Pin Number	A3P030 Function	
A1	IO01RSB1	A37	IO26RSB0	B25	GND	
A2	IO81RSB1	A38	IO23RSB0	B26	NC	
A3	NC	A39	NC	B27	IO41RSB0	
A4	IO80RSB1	A40	IO22RSB0	B28	GND	
A5	GEC0/IO77RSB1	A41	IO20RSB0	B29	GDA0/IO37RSB0	
A6	NC	A42	IO18RSB0	B30	NC	
A7	GEB0/IO75RSB1	A43	VCC	B31	GND	
A8	IO73RSB1	A44	IO15RSB0	B32	IO33RSB0	
A9	NC	A45	IO12RSB0	B33	IO30RSB0	
A10	VCC	A46	IO10RSB0	B34	IO27RSB0	
A11	IO71RSB1	A47	IO09RSB0	B35	IO24RSB0	
A12	IO68RSB1	A48	IO06RSB0	B36	GND	
A13	IO63RSB1	B1	IO02RSB1	B37	IO21RSB0	
A14	IO60RSB1	B2	IO82RSB1	B38	IO19RSB0	
A15	NC	B3	GND	B39	GND	
A16	IO59RSB1	B4	IO79RSB1	B40	IO16RSB0	
A17	IO57RSB1	B5	NC	B41	IO13RSB0	
A18	VCC	B6	GND	B42	GND	
A19	IO54RSB1	B7	IO74RSB1	B43	IO08RSB0	
A20	IO52RSB1	B8	NC	B44	IO05RSB0	
A21	IO49RSB1	B9	GND	C1	IO03RSB1	
A22	IO48RSB1	B10	IO70RSB1	C2	IO00RSB1	
A23	IO47RSB1	B11	IO67RSB1	C3	NC	
A24	TDI	B12	IO64RSB1	C4	IO78RSB1	
A25	TRST	B13	IO61RSB1	C5	GEA0/IO76RSB1	
A26	IO44RSB0	B14	GND	C6	NC	
A27	NC	B15	IO58RSB1	C7	NC	
A28	IO43RSB0	B16	IO56RSB1	C8	VCCIB1	
A29	IO42RSB0	B17	GND	C9	IO69RSB1	
A30	IO40RSB0	B18	IO53RSB1	C10	IO66RSB1	
A31	IO39RSB0	B19	IO50RSB1	C11	IO65RSB1	
A32	GDC0/IO36RSB0	B20	GND	C12	IO62RSB1	
A33	NC	B21	IO46RSB1	C13	NC	
A34	VCC	B22	TMS	C14	NC	
A35	IO34RSB0	B23	TDO	C15	IO55RSB1	
A36	IO31RSB0	B24	IO45RSB0	C16	VCCIB1	
				_		

Pin Number A3P125 Function Pin Number A3P125 Function A1 GAB2//OSPRSB1 A37 GBB1//O38RSB0 B25 GND A2 IO130RSB1 A38 GBC0/IO38RSB0 B26 NC A3 VCCIB1 A39 VCCIB0 B27 GCB2/IO58RSB0 A4 GFC1/IO128RSB1 A41 IO22RSB0 B28 GND A5 GFB0/IO123RSB1 A41 IO22RSB0 B29 GCB0/IO54RSB0 A6 VCCPLF A42 IO18RSB0 B31 GB21/O33RSB0 A7 GFA1/IO121RSB1 A43 IO14RSB0 B33 V/V/V A10 VCC A46 VCC B34 GB21/O33RSB0 A11 GEB1//O110RSB1 A44 IO11RSB0 B35 GB21/O33RSB0 A13 GEC2//IO14RSB1 B1 IO68RSB1 B36 GIC1/IO36RSB0 A13 GEC2//IO14RSB1 B2 GAC2//O131RSB1 B37 IO26RSB0 A14 IO909RSB1 B2 GAC2//O131RSB	QN132			QN132	QN132		
A1 GAB2/IO69RSB1 A37 GBB1/IO39RSB0 B25 GND A2 IO130RSB1 A38 GBC0/IO33RSB0 B26 NC A3 VCCIB1 A39 VCCIB0 B27 GCB2/IO58RSB0 A4 GFC1/IO128RSB1 A40 IO28RSB0 B28 GND A5 GFB0/IO123RSB1 A41 IO22RSB0 B29 GCB0/IO54RSB0 A6 VCCPLF A42 IO18RSB0 B30 GCC1/IO51RSB0 A7 GFA1/IO121RSB1 A43 IO14RSB0 B31 GND A8 GFC2/IO14RSB1 A44 IO17RSB0 B33 GWN0 A10 VCC A46 VCC B34 GBA0/IO39RSB0 A11 GE2/IO104RSB1 B41 IO68RSB1 B37 IO26RSB0 A13 GE2/IO104RSB1 B4 GAC2/IO131RSB1 B38 IO21RSB0 A14 IO100RSB1 B4 GFC0/IO125RSB1 B40 IO13RSB0 A15 VCC B3 GND	Pin Number	A3P125 Function	Pin Number	A3P125 Function	Pin Number	A3P125 Function	
A2 I0130RSB1 A38 GBC0/I035RSB0 B26 NC A3 VCCIB1 A39 VCCIB0 B27 GCB2/I058RSB0 A4 GFC1/I0126RSB1 A40 I028RSB0 B28 GND A5 GFB0/I0123RSB1 A41 I022RSB0 B29 GCB0/I054RSB0 A6 VCCPLF A42 I018RSB0 B30 GCC1/I051RSB0 A7 GFA1/I0121RSB1 A43 I014RSB0 B31 GND A8 GFC2/I0118RSB1 A44 I011RSB0 B32 GB2/I043RSB0 A9 I0115RSB1 A44 I011RSB0 B33 VMV0 A10 VCC A46 VCC B34 GB2/I043RSB0 A13 GEC2/I014RSB1 B41 I069RSB1 B37 I026RSB0 A14 I0100RSB1 B4 GFC0/I0125RSB1 B40 I013RSB0 A15 VCC B3 GND B42 GND A15 VCC B3 GND B43	A1	GAB2/IO69RSB1	A37	GBB1/IO38RSB0	B25	GND	
A3 VCCIB1 A39 VCCIB0 B27 GCB2/IO58RSB0 A4 GFC1/IO126RSB1 A40 IO28RSB0 B28 GND A5 GFB0/IO123RSB1 A41 IO28RSB0 B29 GCB0/IO54RSB0 A6 VCCPLF A42 IO18RSB0 B30 GCC1/IO51RSB0 A7 GFA1/IO121RSB1 A44 IO11RSB0 B31 GND A8 GFC2/IO118RSB1 A44 IO11RSB0 B33 VMV0 A10 VCC A46 VCC B34 GBA0/IO39RSB0 A11 GEB1/IO110RSB1 A47 GAC1/IO05RSB0 B35 GBC1/IO38RSB0 A12 GEA0/IO107RSB1 A48 GAB0/IO28RSB0 B36 GND A14 IO100RSB1 B2 GAC2/IO131RSB1 B38 IO21RSB0 A14 IO109RSB1 B4 GFC0/IO125RSB1 B38 IO21RSB0 A14 IO99RSB1 B4 GFD2/IO119RSB1 B44 GNDQ A17 IO96RSB1 B8	A2	IO130RSB1	A38	GBC0/IO35RSB0	B26	NC	
A4 GFC1/I/O126RSB1 A40 IO28RSB0 B28 GND A5 GFB0/IO123RSB1 A41 IO22RSB0 B29 GCB0/IO54RSB0 A6 VCCPLF A42 IO18RSB0 B30 GCC1/IO51RSB0 A7 GFA1/IO121RSB1 A43 IO14RSB0 B31 GND A8 GFC2/IO118RSB1 A44 IO17RSB0 B33 VMV0 A10 VCC A46 VCC B34 GBA0/IO39RSB0 A11 GEB1/IO110RSB1 A47 GAC1/IO5RSB0 B35 GBC1/IO36RSB0 A13 GEC2/IO14RSB1 B1 IO668RSB1 B37 IO266RSB0 A14 IO100RSB1 B4 GFC0/IO125RSB1 B38 GND A16 IO99RSB1 B4 GFC0/IO125RSB1 B40 IO13RSB0 A17 IO465RSB1 B5 VCOMPLF B41 IO068RSB1 A20 IO35RSB1 B6 GND B42 GND A21 IO79RSB1 B10 GEB0/IO198	A3	VCCIB1	A39	VCCIB0	B27	GCB2/IO58RSB0	
A5 GFB0/IO123RSB1 A41 IO22RSB0 B29 GCB0/IO54RSB0 A6 VCCPLF A42 IO18RSB0 B30 GCC1/IO51RSB0 A7 GFA1/0121RSB1 A43 IO14RSB0 B32 GB2/IO43RSB0 A9 IO115RSB1 A44 IO11RSB0 B32 GB2/IO43RSB0 A9 IO115RSB1 A45 IO07RSB0 B33 VMV0 A10 VCC A46 VCC B3 GB2/IO43RSB0 A11 GEB1/IO17RSB1 A45 IO07RSB0 B35 GB2/IO39RSB0 A13 GEC2/IO104RSB1 B1 IO68RSB1 B37 IO26RSB0 A14 IO100RSB1 B2 GAC2/IO131RSB1 B38 IO21RSB0 A15 VCC B3 GND B40 IO13RSB0 A16 IO99RSB1 B4 GFC2/IO19RSB1 B43 GAC0/IO4RSB0 A20 IO68SRS1 B6 GND B44 GNDQ A21 IO79RSB1 B7 GFB2/IO119RSB1 </td <td>A4</td> <td>GFC1/IO126RSB1</td> <td>A40</td> <td>IO28RSB0</td> <td>B28</td> <td>GND</td>	A4	GFC1/IO126RSB1	A40	IO28RSB0	B28	GND	
A6 VCCPLF A42 I018RSB0 B30 GCC1/I051RSB0 A7 GFA1/I0121RSB1 A43 I014RSB0 B31 GND A8 GFC2/I0118RSB1 A44 I011RSB0 B32 GBB2/I043RSB0 A9 I0115RSB1 A45 I007RSB0 B33 VMV0 A10 VCC A46 VCC B34 GBA0/I039RSB0 A11 GEB1/I0110RSB1 A47 GAC1/I005RSB0 B35 GBC1/I039RSB0 A13 GEC2/I014RSB1 B1 I068RSB1 B37 I026RSB0 A14 I0100RSB1 B2 GAC2/I0131RSB1 B38 I021RSB0 A15 VCC B3 GND B39 GND A16 I099RSB1 B4 GFC0/I012SRS1 B40 I013RSB0 A18 I094RSB1 B6 GND B41 I008RSB1 A20 I068SRS1 B8 I011RSB1 B44 GNDQ A21 I079RSB1 B11 VMV1 C3	A5	GFB0/IO123RSB1	A41	IO22RSB0	B29	GCB0/IO54RSB0	
A7 GFA1/I0121RSB1 A43 I014RSB0 B31 GND A8 GFC2/I0118RSB1 A44 I011RSB0 B32 GBB2/I043RSB0 A9 I0115RSB1 A45 I007RSB0 B33 VMV0 A10 VCC A46 VCC B34 GBA//I039RSB0 A11 GEB1//I010RSB1 A47 GAC1//I005RSB0 B35 GBC1//I036RSB0 A12 GEA0/I0107RSB1 A48 GAC2/I011RSB1 B36 GND A13 GEC2//I014RSB1 B1 I068RSB1 B37 I026RSB0 A14 I0100RSB1 B2 GAC2/I013RSB1 B38 I021RSB0 A16 I099RSB1 B4 GFC0//I012RSB1 B39 GND A16 I099RSB1 B5 VC0MPLF B41 I008RSB0 A20 I085RSB1 B8 I0116RSB1 B44 GNDQ A21 I079RSB1 B11 VMV1 C3 VCC A23 GDB2//071RSB1 B11 VMV1	A6	VCCPLF	A42	IO18RSB0	B30	GCC1/IO51RSB0	
A8 GFC2/I0118RSB1 A44 I011RSB0 B32 GBB2/I043RSB0 A9 I0115RSB1 A45 I007RSB0 B33 VMV0 A10 VCC A46 VCC B34 GBA///039RSB0 A11 GEB1/I0110RSB1 A47 GAC1/I005RSB0 B35 GBC1/I036RSB0 A12 GEA0/I0107RSB1 A48 GAB//I02RSB0 B36 GND A13 GEC2/I0104RSB1 B1 I068RSB1 B37 I026RSB0 A14 I0100RSB1 B2 GAC2/I0131RSB1 B38 I021RSB0 A15 VCC B3 GND B39 GND A16 I099RSB1 B4 GFC0//0125RSB1 B40 I013RSB0 A18 I094RSB1 B6 GND B42 GND A20 I085RSB1 B8 I0116RSB1 B44 GNDQ A21 I079RSB1 B10 GEB0//0109RSB1 C2 I0132RSB1 A22 VCC B10 GEB0//0109RSB1	A7	GFA1/IO121RSB1	A43	IO14RSB0	B31	GND	
A9 I0115RSB1 A45 I007RSB0 B33 VMV0 A10 VCC A46 VCC B34 GBA0/IO39RSB0 A11 GEB1/IO110RSB1 A47 GAC1/IO05RSB0 B35 GBC1/IO36RSB0 A12 GEA0/IO107RSB1 A48 GAB0/IO2RSB0 B36 GND A13 GEC2/IO14RSB1 B1 IO68RSB1 B37 IO26RS80 A14 IO100RSB1 B2 GAC2/IO131RSB1 B38 IO21RS80 A16 IO99RSB1 B4 GFC0/IO125RSB1 B40 IO13RS80 A17 IO96RSB1 B5 VCOMPLF B41 IO08RS80 A18 IO94RSB1 B6 GND B42 GND A20 I085RSB1 B8 IO116RSB1 B44 GNDQ A21 IO79RSB1 B9 GND C1 GAA2/IO67RSB1 A22 VCC B10 GEB0/IO19RSB1 C2 IO132RSB1 A22 VCC B13 IO116RSB1 G4 <td>A8</td> <td>GFC2/IO118RSB1</td> <td>A44</td> <td>IO11RSB0</td> <td>B32</td> <td>GBB2/IO43RSB0</td>	A8	GFC2/IO118RSB1	A44	IO11RSB0	B32	GBB2/IO43RSB0	
A10 VCC A46 VCC B34 GBA0/IO39RSB0 A11 GEB1/IO110RSB1 A47 GAC1/IO05RSB0 B35 GBC1/IO36RSB0 A12 GEA0/IO107RSB1 A48 GAB0/IO2RSB0 B36 GND A13 GEC2/IO104RSB1 B1 IO68RSB1 B37 IO26RSB0 A14 IO100RSB1 B2 GAC2/IO131RSB1 B38 IO21RSB0 A16 IO99RSB1 B4 GFC0/IO125RSB1 B40 IO13RSB0 A17 IO96RSB1 B5 VCOMPLF B41 IO08RSB0 A18 IO94RSB1 B6 GND B42 GND A20 IO85RSB1 B7 GFB2/IO119RSB1 B43 GAC0/IO4RSB0 A21 IO79RSB1 B9 GND C1 GAA2/IO67RSB1 A22 VCC B10 GEB0/IO19RSB1 C2 IO132RSB1 A23 GDB2/IO71RSB1 B11 VMV1 C3 VCC A24 TDI B12 GEB2/IO105RSB1	A9	IO115RSB1	A45	IO07RSB0	B33	VMV0	
A11 GEB1/I0110RSB1 A47 GAC1/I005RSB0 B35 GBC1/I036RSB0 A12 GEA0/I0107RSB1 A48 GAB0/I002RSB0 B36 GND A13 GEC2/I0104RSB1 B1 I068RSB1 B37 I026RSB0 A14 I0100RSB1 B2 GAC2/I0131RSB1 B38 I021RSB0 A16 I099RSB1 B4 GFC0/I0125RSB1 B39 GND A17 I096RSB1 B5 VCOMPLF B41 I0088RS0 A18 I094RSB1 B6 GND B42 GND A20 I085RSB1 B8 I0116RSB1 B43 GAC0/I04RSB0 A21 I079RSB1 B9 GND C1 GAA2/I067RSB1 A22 VCC B10 GEB0/I0109RSB1 C2 I0132RSB1 A23 GDB2/I071RSB1 B11 VMV1 C3 VCC A24 TDI B12 GEB2/I0105RSB1 C4 GFB1/I0124RSB1 A25 TRST B13 I0101RSB1	A10	VCC	A46	VCC	B34	GBA0/IO39RSB0	
A12 GEA0/IO107RSB1 A48 GAB0/IO02RSB0 B36 GND A13 GEC2/IO104RSB1 B1 IO68RSB1 B37 IO26RSB0 A14 IO100RSB1 B2 GAC2/IO131RSB1 B38 IO21RSB0 A15 VCC B3 GND B39 GND A16 IO99RSB1 B4 GFC0/IO125RSB1 B40 IO13RSB0 A17 IO96RSB1 B5 VCOMPLF B41 IO08RSB0 A18 IO94RSB1 B6 GND B42 GND A19 IO91RSB1 B7 GFB2/IO119RSB1 B43 GAC0/IO4RSB0 A20 IO85RSB1 B8 IO116RSB1 B44 GNDQ A21 IO79RSB1 B9 GND C1 GA2/IO67RSB1 A22 VCC B10 GEB2/IO105RSB1 C2 IO132RSB1 A23 GDB2/IO71RSB1 B11 VMV1 C3 VCC A24 TDI B12 GEB2/IO105RSB1 C4 <	A11	GEB1/IO110RSB1	A47	GAC1/IO05RSB0	B35	GBC1/IO36RSB0	
A13 GEC2/IO104RSB1 B1 IO68RSB1 B37 IO26RSB0 A14 IO100RSB1 B2 GAC2/IO131RSB1 B38 IO21RSB0 A15 VCC B3 GND B39 GND A16 IO99RSB1 B4 GFC0/IO125RSB1 B40 IO13RSB0 A17 IO96RSB1 B5 VCOMPLF B41 IO08RSB0 A18 IO94RSB1 B6 GND B42 GND A19 IO91RSB1 B7 GFB2/IO119RSB1 B43 GAC0/IO4RSB0 A20 IO85RSB1 B8 IO116RSB1 B44 GNDQ A21 IO79RSB1 B9 GND C1 GAA2/IO67RSB1 A22 VCC B10 GEB0/IO109RSB1 C2 IO132RSB1 A23 GDB2/IO71RSB1 B11 VMV1 C3 VCC A24 TDI B12 GEB2/IO105RSB1 C4 GFB1/IO124RSB1 A26 GDC1/IO61RSB0 B14 GND C6 <	A12	GEA0/IO107RSB1	A48	GAB0/IO02RSB0	B36	GND	
A14 IO100RSB1 B2 GAC2/IO131RSB1 B38 IO21RSB0 A15 VCC B3 GND B39 GND A16 IO99RSB1 B4 GFC0/IO125RSB1 B40 IO13RSB0 A17 IO96RSB1 B5 VCOMPLF B41 IO08RSB0 A18 IO94RSB1 B6 GND B42 GND A19 IO91RSB1 B7 GFB2/IO119RSB1 B43 GAC0/IO04RSB0 A20 IO85RSB1 B8 IO116RSB1 B44 GNDQ A21 IO79RSB1 B9 GND C1 GAA2/IO67RSB1 A22 VCC B10 GEB0/IO109RSB1 C2 IO132RSB1 A23 GDB2/IO71RSB1 B11 VMV1 C3 VCC A24 TDI B12 GEB2/IO105RSB1 C4 GFB1/IO124RSB1 A26 GDC1/IO61RSB0 B14 GND C6 GFA2/IO120RSB1 A27 VCC B15 IO98RSB1 C7 I	A13	GEC2/IO104RSB1	B1	IO68RSB1	B37	IO26RSB0	
A15 VCC B3 GND B39 GND A16 IO99RSB1 B4 GFC0/IO125RSB1 B40 IO13RSB0 A17 IO96RSB1 B5 VCOMPLF B41 IO08RSB0 A18 IO94RSB1 B6 GND B42 GND A19 IO91RSB1 B7 GFB2/IO119RSB1 B43 GAC0/IO04RSB0 A20 IO85RSB1 B8 IO116RSB1 B44 GNDQ A21 IO79RSB1 B9 GND C1 GAA2/IO67RSB1 A22 VCC B10 GEB0/IO199RSB1 C2 IO132RSB1 A23 GDB2/IO71RSB1 B11 VMV1 C3 VCC A24 TDI B12 GEB2/IO105RSB1 C4 GFB1/IO124RSB1 A25 TRST B13 IO101RSB1 C5 GFA0/IO122RSB1 A26 GDC1/I/061RSB0 B14 GND C6 GFA2/IO120RSB1 A27 VCC B15 IO98RSB1 C7 IO11	A14	IO100RSB1	B2	GAC2/IO131RSB1	B38	IO21RSB0	
A16 IO99RSB1 B4 GFC0/IO125RSB1 B40 IO13RSB0 A17 IO96RSB1 B5 VCOMPLF B41 IO08RSB0 A18 IO94RSB1 B6 GND B42 GND A19 IO91RSB1 B7 GFB2/IO119RSB1 B43 GAC0/IO04RSB0 A20 IO85RSB1 B8 IO116RSB1 B44 GNDQ A21 IO79RSB1 B9 GND C1 GAA2/IO67RSB1 A22 VCC B10 GEB0/IO109RSB1 C2 IO132RSB1 A23 GDB2/IO71RSB1 B11 VMV1 C3 VCC A24 TDI B12 GEB2/IO105RSB1 C4 GFB1/IO124RSB1 A25 TRST B13 IO101RSB1 C5 GFA0/IO122RSB1 A26 GDC1/IO61RSB0 B14 GND C6 GFA2/IO120RSB1 A28 IO60RSB0 B16 IO95RSB1 C3 VCCIB1 A30 GCA2/IO57RSB0 B18 IO87RSB1 C1	A15	VCC	B3	GND	B39	GND	
A17 IO96RSB1 B5 VCOMPLF B41 IO08RSB0 A18 IO94RSB1 B6 GND B42 GND A19 IO91RSB1 B7 GFB2/IO119RSB1 B43 GAC0/IO04RSB0 A20 IO85RSB1 B8 IO116RSB1 B44 GNDQ A21 IO79RSB1 B9 GND C1 GAA2/IO67RSB1 A22 VCC B10 GEB0/IO109RSB1 C2 IO132RSB1 A23 GDB2/IO71RSB1 B11 VMV1 C3 VCC A24 TDI B12 GEB2/IO105RSB1 C4 GFB1/IO124RSB1 A25 TRST B13 IO101RSB1 C5 GFA0/IO122RSB1 A26 GDC1/IO61RSB0 B14 GND C6 GFA2/IO120RSB1 A27 VCC B16 IO95RSB1 C8 VCCIB1 A29 GCC2/IO59RSB0 B17 GND C9 GEA1/IO108RSB1 A30 GCA0/IO56RSB0 B19 IO81RSB1 C11 <td>A16</td> <td>IO99RSB1</td> <td>B4</td> <td>GFC0/IO125RSB1</td> <td>B40</td> <td>IO13RSB0</td>	A16	IO99RSB1	B4	GFC0/IO125RSB1	B40	IO13RSB0	
A18 IO94RSB1 B6 GND B42 GND A19 IO91RSB1 B7 GFB2/IO119RSB1 B43 GAC0/IO04RSB0 A20 IO85RSB1 B8 IO116RSB1 B44 GND A21 IO79RSB1 B9 GND C1 GAA2/IO67RSB1 A22 VCC B10 GEB0/IO199RSB1 C2 IO132RSB1 A23 GDB2/IO71RSB1 B11 VMV1 C3 VCC A24 TDI B12 GEB2/IO105RSB1 C4 GFB1/IO124RSB1 A25 TRST B13 IO101RSB1 C5 GFA0/IO122RSB1 A26 GDC1/IO61RSB0 B14 GND C6 GFA2/IO120RSB1 A27 VCC B15 IO98RSB1 C7 IO117RSB1 A28 IO60RSB0 B16 IO95RSB1 C8 VCCIB1 A30 GCA2/IO57RSB0 B18 IO87RSB1 C10 GNDQ A31 GCA0/IO56RSB0 B19 IO81RSB1 C11	A17	IO96RSB1	B5	VCOMPLF	B41	IO08RSB0	
A19 IO91RSB1 B7 GFB2/IO119RSB1 B43 GAC0/IO04RSB0 A20 IO85RSB1 B8 IO116RSB1 B44 GNDQ A21 IO79RSB1 B9 GND C1 GAA2/IO67RSB1 A22 VCC B10 GEB0/IO109RSB1 C2 IO132RSB1 A23 GDB2/IO71RSB1 B11 VMV1 C3 VCC A24 TDI B12 GEB2/IO105RSB1 C4 GFB1/IO124RSB1 A25 TRST B13 IO101RSB1 C5 GFA0/IO122RSB1 A26 GDC1/IO61RSB0 B14 GND C6 GFA2/IO120RSB1 A27 VCC B15 IO98RSB1 C7 IO117RSB1 A28 IO60RSB0 B16 IO95RSB1 C8 VCCIB1 A30 GCA2/IO57RSB0 B18 IO87RSB1 C10 GNDQ A31 GCA0/IO56RSB0 B19 IO81RSB1 C11 GEA2/IO106RSB1 A33 IO49RSB0 B21 GNDQ	A18	IO94RSB1	B6	GND	B42	GND	
A20 IO85RSB1 B8 IO116RSB1 B44 GNDQ A21 IO79RSB1 B9 GND C1 GAA2/IO67RSB1 A22 VCC B10 GEB0/IO109RSB1 C2 IO132RSB1 A23 GDB2/IO71RSB1 B11 VMV1 C3 VCC A24 TDI B12 GEB2/IO15RSB1 C4 GFB1/IO124RSB1 A25 TRST B13 IO101RSB1 C5 GFA0/IO122RSB1 A26 GDC1/IO61RSB0 B14 GND C6 GFA2/IO120RSB1 A27 VCC B15 IO98RSB1 C7 IO117RSB1 A28 IO60RSB0 B16 IO95RSB1 C8 VCCIB1 A29 GCC2/IO59RSB0 B17 GND C9 GEA1/IO108RSB1 A31 GCA0/IO56RSB0 B19 IO81RSB1 C10 GNDQ A33 IO49RSB0 B21 GNDQ C12 IO103RSB1 A33 IO44RSB0 B23 TDO C14	A19	IO91RSB1	B7	GFB2/IO119RSB1	B43	GAC0/IO04RSB0	
A21 IO79RSB1 B9 GND C1 GAA2/IO67RSB1 A22 VCC B10 GEB0/IO109RSB1 C2 IO132RSB1 A23 GDB2/IO71RSB1 B11 VMV1 C3 VCC A24 TDI B12 GEB2/IO15RSB1 C4 GFB1/IO124RSB1 A25 TRST B13 IO101RSB1 C5 GFA0/IO122RSB1 A26 GDC1/IO61RSB0 B14 GND C6 GFA2/IO120RSB1 A27 VCC B15 IO98RSB1 C7 IO117RSB1 A28 IO60RSB0 B16 IO95RSB1 C8 VCCIB1 A29 GCC2/IO59RSB0 B17 GND C9 GEA1/IO108RSB1 A30 GCA2/IO57RSB0 B19 IO81RSB1 C11 GEA2/IO106RSB1 A32 GCB1/IO53RSB0 B20 GND C12 IO103RSB1 A33 IO49RSB0 B21 GNDQ C13 VCCIB1 A34 VCC B22 TMS C14	A20	IO85RSB1	B8	IO116RSB1	B44	GNDQ	
A22 VCC B10 GEB0/IO109RSB1 C2 IO132RSB1 A23 GDB2/IO71RSB1 B11 VMV1 C3 VCC A24 TDI B12 GEB2/IO105RSB1 C4 GFB1/IO124RSB1 A25 TRST B13 IO101RSB1 C5 GFA0/IO122RSB1 A26 GDC1/IO61RSB0 B14 GND C6 GFA2/IO120RSB1 A27 VCC B15 IO98RSB1 C7 IO117RSB1 A28 IO60RSB0 B16 IO95RSB1 C8 VCCIB1 A29 GCC2/IO59RSB0 B17 GND C9 GEA1/IO108RSB1 A30 GCA2/IO57RSB0 B18 IO87RSB1 C10 GNDQ A31 GCA0/IO56RSB0 B19 IO81RSB1 C11 GEA2/IO106RSB1 A33 IO49RSB0 B21 GNDQ C12 IO103RSB1 A33 IO49RSB0 B23 TDO C14 IO97RSB1 A35 IO44RSB0 B24 GDC0/IO62RSB0	A21	IO79RSB1	B9	GND	C1	GAA2/IO67RSB1	
A23 GDB2/IO71RSB1 B11 VMV1 C3 VCC A24 TDI B12 GEB2/IO105RSB1 C4 GFB1/IO124RSB1 A25 TRST B13 IO101RSB1 C5 GFA0/IO122RSB1 A26 GDC1/IO61RSB0 B14 GND C6 GFA2/IO120RSB1 A27 VCC B15 IO98RSB1 C7 IO117RSB1 A28 IO60RSB0 B16 IO95RSB1 C8 VCCIB1 A29 GCC2/IO59RSB0 B17 GND C9 GEA1/IO108RSB1 A30 GCA2/IO57RSB0 B19 IO81RSB1 C10 GNDQ A31 GCA0/IO56RSB0 B19 IO81RSB1 C11 GEA2/IO106RSB1 A32 GCB1/IO53RSB0 B20 GND C12 IO103RSB1 A33 IO49RSB0 B21 GNDQ C13 VCCIB1 A34 VCC B22 TMS C14 IO93RSB1 A36 GBA2/IO41RSB0 B24 GDC0/IO62RSB0 <	A22	VCC	B10	GEB0/IO109RSB1	C2	IO132RSB1	
A24 TDI B12 GEB2/IO105RSB1 C4 GFB1/IO124RSB1 A25 TRST B13 IO101RSB1 C5 GFA0/IO122RSB1 A26 GDC1/IO61RSB0 B14 GND C6 GFA2/IO120RSB1 A27 VCC B15 IO98RSB1 C7 IO117RSB1 A28 IO60RSB0 B16 IO95RSB1 C8 VCCIB1 A29 GCC2/IO59RSB0 B17 GND C9 GEA1/IO108RSB1 A30 GCA2/IO57RSB0 B18 IO87RSB1 C10 GNDQ A31 GCA0/IO56RSB0 B19 IO81RSB1 C11 GEA2/IO106RSB1 A33 IO49RSB0 B20 GND C12 IO103RSB1 A33 IO49RSB0 B21 GNDQ C13 VCCIB1 A34 VCC B22 TMS C14 IO93RSB1 A36 GBA2/IO41RSB0 B24 GDC0/IO62RSB0 C16 IO89RSB1	A23	GDB2/IO71RSB1	B11	VMV1	C3	VCC	
A25 TRST B13 IO101RSB1 C5 GFA0/IO122RSB1 A26 GDC1/IO61RSB0 B14 GND C6 GFA2/IO120RSB1 A27 VCC B15 IO98RSB1 C7 IO117RSB1 A28 IO60RSB0 B16 IO95RSB1 C8 VCCIB1 A29 GCC2/IO59RSB0 B17 GND C9 GEA1/IO108RSB1 A30 GCA2/IO57RSB0 B18 IO87RSB1 C10 GNDQ A31 GCA0/IO56RSB0 B19 IO81RSB1 C11 GEA2/IO106RSB1 A32 GCB1/IO53RSB0 B20 GND C12 IO103RSB1 A33 IO49RSB0 B21 GNDQ C13 VCCIB1 A34 VCC B22 TMS C14 IO97RSB1 A35 IO44RSB0 B24 GDC0/IO62RSB0 C16 IO89RSB1	A24	TDI	B12	GEB2/IO105RSB1	C4	GFB1/IO124RSB1	
A26 GDC1/IO61RSB0 B14 GND C6 GFA2/IO120RSB1 A27 VCC B15 IO98RSB1 C7 IO117RSB1 A28 IO60RSB0 B16 IO95RSB1 C8 VCCIB1 A29 GCC2/IO59RSB0 B17 GND C9 GEA1/IO108RSB1 A30 GCA2/IO57RSB0 B18 IO87RSB1 C10 GNDQ A31 GCA0/IO56RSB0 B19 IO81RSB1 C11 GEA2/IO106RSB1 A32 GCB1/IO53RSB0 B20 GND C12 IO103RSB1 A33 IO49RSB0 B21 GNDQ C13 VCCIB1 A34 VCC B22 TMS C14 IO97RSB1 A35 IO44RSB0 B23 TDO C15 IO93RSB1 A36 GBA2/IO41RSB0 B24 GDC0/IO62RSB0 C16 IO89RSB1	A25	TRST	B13	IO101RSB1	C5	GFA0/IO122RSB1	
A27 VCC B15 IO98RSB1 C7 IO117RSB1 A28 IO60RSB0 B16 IO95RSB1 C8 VCCIB1 A29 GCC2/IO59RSB0 B17 GND C9 GEA1/IO108RSB1 A30 GCA2/IO57RSB0 B18 IO87RSB1 C10 GNDQ A31 GCA0/IO56RSB0 B19 IO81RSB1 C11 GEA2/IO106RSB1 A32 GCB1/IO53RSB0 B20 GND C12 IO103RSB1 A33 IO49RSB0 B21 GNDQ C14 IO97RSB1 A34 VCC B23 TDO C15 IO93RSB1 A36 GBA2/IO41RSB0 B24 GDC0/IO62RSB0 C16 IO89RSB1	A26	GDC1/IO61RSB0	B14	GND	C6	GFA2/IO120RSB1	
A28 IO60RSB0 B16 IO95RSB1 C8 VCCIB1 A29 GCC2/IO59RSB0 B17 GND C9 GEA1/IO108RSB1 A30 GCA2/IO57RSB0 B18 IO87RSB1 C10 GNDQ A31 GCA0/IO56RSB0 B19 IO81RSB1 C11 GEA2/IO106RSB1 A32 GCB1/IO53RSB0 B20 GND C12 IO103RSB1 A33 IO49RSB0 B21 GNDQ C13 VCCIB1 A34 VCC B22 TMS C14 IO97RSB1 A35 IO44RSB0 B24 GDC0/IO62RSB0 C16 IO89RSB1	A27	VCC	B15	IO98RSB1	C7	IO117RSB1	
A29 GCC2/IO59RSB0 B17 GND C9 GEA1/IO108RSB1 A30 GCA2/IO57RSB0 B18 IO87RSB1 C10 GNDQ A31 GCA0/IO56RSB0 B19 IO81RSB1 C11 GEA2/IO106RSB1 A32 GCB1/IO53RSB0 B20 GND C12 IO103RSB1 A33 IO49RSB0 B21 GNDQ C13 VCCIB1 A35 IO44RSB0 B23 TDO C15 IO93RSB1 A36 GBA2/IO41RSB0 B24 GDC0/IO62RSB0 C16 IO89RSB1	A28	IO60RSB0	B16	IO95RSB1	C8	VCCIB1	
A30 GCA2/IO57RSB0 B18 IO87RSB1 C10 GNDQ A31 GCA0/IO56RSB0 B19 IO81RSB1 C11 GEA2/IO106RSB1 A32 GCB1/IO53RSB0 B20 GND C12 IO103RSB1 A33 IO49RSB0 B21 GNDQ C13 VCCIB1 A34 VCC B22 TMS C14 IO97RSB1 A35 IO44RSB0 B23 TDO C15 IO89RSB1 A36 GBA2/IO41RSB0 B24 GDC0/IO62RSB0 C16 IO89RSB1	A29	GCC2/IO59RSB0	B17	GND	C9	GEA1/IO108RSB1	
A31 GCA0/IO56RSB0 B19 IO81RSB1 C11 GEA2/IO106RSB1 A32 GCB1/IO53RSB0 B20 GND C12 IO103RSB1 A33 IO49RSB0 B21 GNDQ C13 VCCIB1 A34 VCC B22 TMS C14 IO97RSB1 A35 IO44RSB0 B23 TDO C15 IO93RSB1 A36 GBA2/IO41RSB0 B24 GDC0/IO62RSB0 C16 IO89RSB1	A30	GCA2/IO57RSB0	B18	IO87RSB1	C10	GNDQ	
A32 GCB1/IO53RSB0 B20 GND C12 IO103RSB1 A33 IO49RSB0 B21 GNDQ C13 VCCIB1 A34 VCC B22 TMS C14 IO97RSB1 A35 IO44RSB0 B23 TDO C15 IO93RSB1 A36 GBA2/IO41RSB0 B24 GDC0/IO62RSB0 C16 IO89RSB1	A31	GCA0/IO56RSB0	B19	IO81RSB1	C11	GEA2/IO106RSB1	
A33 IO49RSB0 B21 GNDQ C13 VCCIB1 A34 VCC B22 TMS C14 IO97RSB1 A35 IO44RSB0 B23 TDO C15 IO93RSB1 A36 GBA2/IO41RSB0 B24 GDC0/IO62RSB0 C16 IO89RSB1	A32	GCB1/IO53RSB0	B20	GND	C12	IO103RSB1	
A34 VCC B22 TMS C14 IO97RSB1 A35 IO44RSB0 B23 TDO C15 IO93RSB1 A36 GBA2/IO41RSB0 B24 GDC0/IO62RSB0 C16 IO89RSB1	A33	IO49RSB0	B21	GNDQ	C13	VCCIB1	
A35 IO44RSB0 B23 TDO C15 IO93RSB1 A36 GBA2/IO41RSB0 B24 GDC0/IO62RSB0 C16 IO89RSB1	A34	VCC	B22	TMS	C14	IO97RSB1	
A36 GBA2/IO41RSB0 B24 GDC0/IO62RSB0 C16 IO89RSB1	A35	IO44RSB0	B23	TDO	C15	IO93RSB1	
	A36	GBA2/IO41RSB0	B24	GDC0/IO62RSB0	C16	IO89RSB1	



Package Pin Assignments

CS121			CS121	CS121		
Pin Number	A3P060 Function	Pin Number	A3P060 Function	Pin Number	A3P060 Function	
A1	GNDQ	D4	IO10RSB0	G7	VCC	
A2	IO01RSB0	D5	IO11RSB0	G8	GDC0/IO46RSB0	
A3	GAA1/IO03RSB0	D6	IO18RSB0	G9	GDA1/IO49RSB0	
A4	GAC1/IO07RSB0	D7	IO32RSB0	G10	GDB0/IO48RSB0	
A5	IO15RSB0	D8	IO31RSB0	G11	GCA0/IO40RSB0	
A6	IO13RSB0	D9	GCA2/IO41RSB0	H1	IO75RSB1	
A7	IO17RSB0	D10	IO30RSB0	H2	IO76RSB1	
A8	GBB1/IO22RSB0	D11	IO33RSB0	H3	GFC2/IO78RSB1	
A9	GBA1/IO24RSB0	E1	IO87RSB1	H4	GFA2/IO80RSB1	
A10	GNDQ	E2	GFC0/IO85RSB1	H5	IO77RSB1	
A11	VMV0	E3	IO92RSB1	H6	GEC2/IO66RSB1	
B1	GAA2/IO95RSB1	E4	IO94RSB1	H7	IO54RSB1	
B2	IO00RSB0	E5	VCC	H8	GDC2/IO53RSB1	
B3	GAA0/IO02RSB0	E6	VCCIB0	H9	VJTAG	
B4	GAC0/IO06RSB0	E7	GND	H10	TRST	
B5	IO08RSB0	E8	GCC0/IO36RSB0	H11	IO44RSB0	
B6	IO12RSB0	E9	IO34RSB0	J1	GEC1/IO74RSB1	
B7	IO16RSB0	E10	GCB1/IO37RSB0	J2	GEC0/IO73RSB1	
B8	GBC1/IO20RSB0	E11	GCC1/IO35RSB0	J3	GEB1/IO72RSB1	
B9	GBB0/IO21RSB0	F1	VCOMPLF	J4	GEA0/IO69RSB1	
B10	GBB2/IO27RSB0	F2	GFB0/IO83RSB1	J5	GEB2/IO67RSB1	
B11	GBA2/IO25RSB0	F3	GFA0/IO82RSB1	J6	IO62RSB1	
C1	IO89RSB1	F4	GFC1/IO86RSB1	J7	GDA2/IO51RSB1	
C2	GAC2/IO91RSB1	F5	VCCIB1	J8	GDB2/IO52RSB1	
C3	GAB1/IO05RSB0	F6	VCC	J9	TDI	
C4	GAB0/IO04RSB0	F7	VCCIB0	J10	TDO	
C5	IO09RSB0	F8	GCB2/IO42RSB0	J11	GDC1/IO45RSB0	
C6	IO14RSB0	F9	GCC2/IO43RSB0	K1	GEB0/IO71RSB1	
C7	GBA0/IO23RSB0	F10	GCB0/IO38RSB0	K2	GEA1/IO70RSB1	
C8	GBC0/IO19RSB0	F11	GCA1/IO39RSB0	К3	GEA2/IO68RSB1	
C9	IO26RSB0	G1	VCCPLF	K4	IO64RSB1	
C10	IO28RSB0	G2	GFB2/IO79RSB1	K5	IO60RSB1	
C11	GBC2/IO29RSB0	G3	GFA1/IO81RSB1	K6	IO59RSB1	
D1	IO88RSB1	G4	GFB1/IO84RSB1	K7	IO56RSB1	
D2	IO90RSB1	G5	GND	K8	ТСК	
D3	GAB2/IO93RSB1	G6	VCCIB1	K9	TMS	

🌜 Microsemi.

Package Pin Assignments

FG144		F	G144	FG144		
Pin Number	A3P060 Function	Pin Number	A3P060 Function	Pin Number	A3P060 Function	
A1	GNDQ	D1	IO91RSB1	G1	GFA1/IO84RSB1	
A2	VMV0	D2	IO92RSB1	G2	GND	
A3	GAB0/IO04RSB0	D3	IO93RSB1	G3	VCCPLF	
A4	GAB1/IO05RSB0	D4	GAA2/IO51RSB1	G4	GFA0/IO85RSB1	
A5	IO08RSB0	D5	GAC0/IO06RSB0	G5	GND	
A6	GND	D6	GAC1/IO07RSB0	G6	GND	
A7	IO11RSB0	D7	GBC0/IO19RSB0	G7	GND	
A8	VCC	D8	GBC1/IO20RSB0	G8	GDC1/IO45RSB0	
A9	IO16RSB0	D9	GBB2/IO27RSB0	G9	IO32RSB0	
A10	GBA0/IO23RSB0	D10	IO18RSB0	G10	GCC2/IO43RSB0	
A11	GBA1/IO24RSB0	D11	IO28RSB0	G11	IO31RSB0	
A12	GNDQ	D12	GCB1/IO37RSB0	G12	GCB2/IO42RSB0	
B1	GAB2/IO53RSB1	E1	VCC	H1	VCC	
B2	GND	E2	GFC0/IO88RSB1	H2	GFB2/IO82RSB1	
B3	GAA0/IO02RSB0	E3	GFC1/IO89RSB1	H3	GFC2/IO81RSB1	
B4	GAA1/IO03RSB0	E4	VCCIB1	H4	GEC1/IO77RSB1	
B5	IO00RSB0	E5	IO52RSB1	H5	VCC	
B6	IO10RSB0	E6	VCCIB0	H6	IO34RSB0	
B7	IO12RSB0	E7	VCCIB0	H7	IO44RSB0	
B8	IO14RSB0	E8	GCC1/IO35RSB0	H8	GDB2/IO55RSB1	
В9	GBB0/IO21RSB0	E9	VCCIB0	H9	GDC0/IO46RSB0	
B10	GBB1/IO22RSB0	E10	VCC	H10	VCCIB0	
B11	GND	E11	GCA0/IO40RSB0	H11	IO33RSB0	
B12	VMV0	E12	IO30RSB0	H12	VCC	
C1	IO95RSB1	F1	GFB0/IO86RSB1	J1	GEB1/IO75RSB1	
C2	GFA2/IO83RSB1	F2	VCOMPLF	J2	IO78RSB1	
C3	GAC2/IO94RSB1	F3	GFB1/IO87RSB1	J3	VCCIB1	
C4	VCC	F4	IO90RSB1	J4	GEC0/IO76RSB1	
C5	IO01RSB0	F5	GND	J5	IO79RSB1	
C6	IO09RSB0	F6	GND	J6	IO80RSB1	
C7	IO13RSB0	F7	GND	J7	VCC	
C8	IO15RSB0	F8	GCC0/IO36RSB0	J8	ТСК	
C9	IO17RSB0	F9	GCB0/IO38RSB0	J9	GDA2/IO54RSB1	
C10	GBA2/IO25RSB0	F10	GND	J10	TDO	
C11	IO26RSB0	F11	GCA1/IO39RSB0	J11	GDA1/IO49RSB0	
C12	GBC2/IO29RSB0	F12	GCA2/IO41RSB0	J12	GDB1/IO47RSB0	



FG256 – Bottom View



Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.



Revision	Changes	Page				
Advance v0.6 (continued)	The "Programming" section was updated to include information concerning serialization.	2-53				
	The "JTAG 1532" section was updated to include SAMPLE/PRELOAD information.	2-54				
	"DC and Switching Characteristics" chapter was updated with new information.	3-1				
	The A3P060 "100-Pin VQFP" pin table was updated.	4-13				
	The A3P125 "100-Pin VQFP" pin table was updated.	4-13				
	The A3P060 "144-Pin TQFP" pin table was updated.	4-16				
	The A3P125 "144-Pin TQFP" pin table was updated.	4-18				
	The A3P125 "208-Pin PQFP" pin table was updated.	4-21				
	The A3P400 "208-Pin PQFP" pin table was updated.	4-25				
	The A3P060 "144-Pin FBGA" pin table was updated.	4-32				
	The A3P125 "144-Pin FBGA" pin table is new.	4-34				
	The A3P400 "144-Pin FBGA" is new.	4-38				
	The A3P400 "256-Pin FBGA" was updated.	4-48				
	The A3P1000 "256-Pin FBGA" was updated.	4-54				
	The A3P400 "484-Pin FBGA" was updated.	4-58				
	The A3P1000 "484-Pin FBGA" was updated.	4-68				
	The A3P250 "100-Pin VQFP*" pin table was updated.	4-14				
	The A3P250 "208-Pin PQFP*" pin table was updated.	4-23				
	The A3P1000 "208-Pin PQFP*" pin table was updated.	4-29				
	The A3P250 "144-Pin FBGA*" pin table was updated.	4-36				
	The A3P1000 "144-Pin FBGA*" pin table was updated.					
	The A3P250 "256-Pin FBGA*" pin table was updated.	4-45				
	The A3P1000 "256-Pin FBGA*" pin table was updated.	4-54				
	The A3P1000 "484-Pin FBGA*" pin table was updated.	4-68				
Advance v0.5 (November 2005)	The "I/Os Per Package" table was updated for the following devices and packages:	ii				
	Device Package A3P250/M7ACP250 VQ100 A3P250/M7ACP250 FG144 A3P1000 FG256					
Advance v0.4	M7 device information is new.	N/A				
	The I/O counts in the "I/Os Per Package" table were updated.	ii				
Advance v0.3	The "I/Os Per Package" table was updated.	ii				
	M7 device information is new.	N/A				
	Table 2-4 • ProASIC3 Globals/Spines/Rows by Device was updated to include the number or rows in each top or bottom spine.	2-16				
	EXTFB was removed from Figure 2-24 • ProASIC3E CCC Options.	2-24				