

Welcome to [E-XFL.COM](#)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | -   |
| Number of Logic Elements/Cells | -   |
| Total RAM Bits                 | 36864   |
| Number of I/O                  | 157   |
| Number of Gates                | 250000  |
| Voltage - Supply               | 1.425V ~ 1.575V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 256-LBGA  |
| Supplier Device Package        | 256-FPBGA (17x17)   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/a3p250-1fgg256i">https://www.e-xfl.com/product-detail/microchip-technology/a3p250-1fgg256i</a> |

## ProASIC3 Device Family Overview

|                           |     |
|---------------------------|-----|
| General Description ..... | 1-1 |
|---------------------------|-----|

## ProASIC3 DC and Switching Characteristics

|  |       |
|--|-------|
| General Specifications .....                 | 2-1   |
| Calculating Power Dissipation .....          | 2-7   |
| User I/O Characteristics .....               | 2-15  |
| VersaTile Characteristics .....              | 2-81  |
| Global Resource Characteristics .....        | 2-85  |
| Clock Conditioning Circuits .....            | 2-90  |
| Embedded SRAM and FIFO Characteristics ..... | 2-92  |
| Embedded FlashROM Characteristics .....      | 2-107 |
| JTAG 1532 Characteristics .....              | 2-108 |

## Pin Descriptions

|                             |     |
|-----------------------------|-----|
| Supply Pins .....           | 3-1 |
| User Pins .....             | 3-2 |
| JTAG Pins .....             | 3-3 |
| Special Function Pins ..... | 3-4 |
| Related Documents .....     | 3-4 |

## Package Pin Assignments

|                           |      |
|---------------------------|------|
| QN48 – Bottom View .....  | 4-1  |
| QN68 – Bottom View .....  | 4-3  |
| QN132 – Bottom View ..... | 4-6  |
| CS121 – Bottom View ..... | 4-15 |
| VQ100 – Top View .....    | 4-18 |
| TQ144 – Top View .....    | 4-23 |
| PQ208 – Top View .....    | 4-28 |
| FG144 – Bottom View ..... | 4-39 |
| FG256 – Bottom View ..... | 4-52 |
| FG484 – Bottom View ..... | 4-65 |

## Datasheet Information

|   |      |
|---|------|
| List of Changes .....   | 5-1  |
| Datasheet Categories .....  | 5-15 |
| Safety Critical, Life Support, and High-Reliability Applications Policy ..... | 5-15 |

Your valuable IP is protected with industry-standard security, making remote ISP possible. A ProASIC3 device provides the best available security for programmable logic designs.

### **Single Chip**

Flash-based FPGAs store their configuration information in on-chip flash cells. Once programmed, the configuration data is an inherent part of the FPGA structure, and no external configuration data needs to be loaded at system power-up (unlike SRAM-based FPGAs). Therefore, flash-based ProASIC3 FPGAs do not require system configuration components such as EEPROMs or microcontrollers to load device configuration data. This reduces bill-of-materials costs and PCB area, and increases security and system reliability.

### **Instant On**

Flash-based ProASIC3 devices support Level 0 of the Instant On classification standard. This feature helps in system component initialization, execution of critical tasks before the processor wakes up, setup and configuration of memory blocks, clock generation, and bus activity management. The Instant On feature of flash-based ProASIC3 devices greatly simplifies total system design and reduces total system cost, often eliminating the need for CPLDs and clock generation PLLs that are used for these purposes in a system. In addition, glitches and brownouts in system power will not corrupt the ProASIC3 device's flash configuration, and unlike SRAM-based FPGAs, the device will not have to be reloaded when system power is restored. This enables the reduction or complete removal of the configuration PROM, expensive voltage monitor, brownout detection, and clock generator devices from the PCB design. Flash-based ProASIC3 devices simplify total system design and reduce cost and design risk while increasing system reliability and improving system initialization time.


### **Firm Errors**

Firm errors occur most commonly when high-energy neutrons, generated in the upper atmosphere, strike a configuration cell of an SRAM FPGA. The energy of the collision can change the state of the configuration cell and thus change the logic, routing, or I/O behavior in an unpredictable way. These errors are impossible to prevent in SRAM FPGAs. The consequence of this type of error can be a complete system failure. Firm errors do not exist in the configuration memory of ProASIC3 flash-based FPGAs. Once it is programmed, the flash cell configuration element of ProASIC3 FPGAs cannot be altered by high-energy neutrons and is therefore immune to them. Recoverable (or soft) errors occur in the user data SRAM of all FPGA devices. These can easily be mitigated by using error detection and correction (EDAC) circuitry built into the FPGA fabric.

### **Low Power**

Flash-based ProASIC3 devices exhibit power characteristics similar to an ASIC, making them an ideal choice for power-sensitive applications. ProASIC3 devices have only a very limited power-on current surge and no high-current transition period, both of which occur on many FPGAs.

ProASIC3 devices also have low dynamic power consumption to further maximize power savings.



**Figure 1-2 • ProASIC3 Device Architecture Overview with Four I/O Banks (A3P250, A3P600, and A3P1000)**


The FPGA core consists of a sea of VersaTiles. Each VersaTile can be configured as a three-input logic function, a D-flip-flop (with or without enable), or a latch by programming the appropriate flash switch interconnections. The versatility of the ProASIC3 core tile as either a three-input lookup table (LUT) equivalent or as a D-flip-flop/latch with enable allows for efficient use of the FPGA fabric. The VersaTile capability is unique to the Microsemi ProASIC family of third-generation architecture flash FPGAs. VersaTiles are connected with any of the four levels of routing hierarchy. Flash switches are distributed throughout the device to provide nonvolatile, reconfigurable interconnect programming. Maximum core utilization is possible for virtually any design.

### VersaTiles

The ProASIC3 core consists of VersaTiles, which have been enhanced beyond the ProASIC<sup>PLUS®</sup> core tiles. The ProASIC3 VersaTile supports the following:

- All 3-input logic functions—LUT-3 equivalent
- Latch with clear or set
- D-flip-flop with clear or set
- Enable D-flip-flop with clear or set

Refer to [Figure 1-3](#) for VersaTile configurations.



**Figure 1-3 • VersaTile Configurations**

**Table 2-11 • Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings<sup>1</sup>**  
**Applicable to Advanced I/O Banks**

|                                       | C <sub>LOAD</sub> (pF) | VCCI (V) | Static Power<br>PDC3 (mW) <sup>2</sup> | Dynamic Power<br>PAC10 (μW/MHz) <sup>3</sup> |
|---------------------------------------|------------------------|----------|--|--|
| <b>Single-Ended</b>                   |                        |          |  |  |
| 3.3 V LVTTL / 3.3 V LVC MOS           | 35                     | 3.3      | –                                      | 468.67                                       |
| 3.3 V LVC MOS Wide Range <sup>4</sup> | 35                     | 3.3      | –                                      | 468.67                                       |
| 2.5 V LVC MOS                         | 35                     | 2.5      | –                                      | 267.48                                       |
| 1.8 V LVC MOS                         | 35                     | 1.8      | –                                      | 149.46                                       |
| 1.5 V LVC MOS (JESD8-11)              | 35                     | 1.5      | –                                      | 103.12                                       |
| 3.3 V PCI                             | 10                     | 3.3      | –                                      | 201.02                                       |
| 3.3 V PCI-X                           | 10                     | 3.3      | –                                      | 201.02                                       |
| <b>Differential</b>                   |                        |          |  |  |
| LVDS                                  | –                      | 2.5      | 7.74                                   | 88.92  |
| LVPECL                                | –                      | 3.3      | 19.54                                  | 166.52                                       |

**Notes:**

1. Dynamic power consumption is given for standard load and software default drive strength and output slew.
2. PDC3 is the static power (where applicable) measured on VCCI.
3. PAC10 is the total dynamic power measured on VCC and VCCI.
4. All LVC MOS 3.3 V software macros support LVC MOS 3.3 V wide range as specified in the JESD8-B specification.

**Table 2-12 • Summary of I/O Output Buffer Power (Per Pin) – Default I/O Software Settings<sup>1</sup>**  
**Applicable to Standard Plus I/O Banks**

|                                       | C <sub>LOAD</sub> (pF) | VCCI (V) | Static Power<br>PDC3 (mW) <sup>2</sup> | Dynamic Power<br>PAC10 (μW/MHz) <sup>3</sup> |
|---------------------------------------|------------------------|----------|--|--|
| <b>Single-Ended</b>                   |                        |          |  |  |
| 3.3 V LVTTL / 3.3 V LVC MOS           | 35                     | 3.3      | –                                      | 452.67                                       |
| 3.3 V LVC MOS Wide Range <sup>4</sup> | 35                     | 3.3      | –                                      | 452.67                                       |
| 2.5 V LVC MOS                         | 35                     | 2.5      | –                                      | 258.32                                       |
| 1.8 V LVC MOS                         | 35                     | 1.8      | –                                      | 133.59                                       |
| 1.5 V LVC MOS (JESD8-11)              | 35                     | 1.5      | –                                      | 92.84  |
| 3.3 V PCI                             | 10                     | 3.3      | –                                      | 184.92                                       |
| 3.3 V PCI-X                           | 10                     | 3.3      | –                                      | 184.92                                       |

**Notes:**

1. Dynamic power consumption is given for standard load and software default drive strength and output slew.
2. PDC3 is the static power (where applicable) measured on VMV.
3. PAC10 is the total dynamic power measured on VCC and VMV.
4. All LVC MOS 3.3 V software macros support LVC MOS 3.3 V wide range as specified in the JESD8-B specification.

**Table 2-24 • Summary of I/O Timing Characteristics—Software Default Settings**

–2 Speed Grade, Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst Case VCC = 1.425 V,  
 Worst-Case VCCI (per standard)  
 Advanced I/O Banks

| I/O Standard                         | Drive Strength    | Equiv. Software Default Drive Strength Option <sup>1</sup> | Slew Rate | Capacitive Load (pF) | External Resistor ( $\Omega$ ) | $t_{DOUT}$ (ns) | $t_{DP}$ (ns) | $t_{DN}$ (ns) | $t_{PY}$ (ns) | $t_{EOUT}$ (ns) | $t_{ZL}$ (ns) | $t_{ZH}$ (ns) | $t_{LZ}$ (ns) | $t_{HZ}$ (ns) | $t_{ZLs}$ (ns) | $t_{ZHs}$ (ns) | Units |
|--------------------------------------|-------------------|--|-----------|----------------------|--------------------------------|-----------------|---------------|---------------|---------------|-----------------|---------------|---------------|---------------|---------------|----------------|----------------|-------|
| 3.3 V LVTTL / 3.3 V LVCMOS           | 12 mA             | 12 mA  | High      | 35                   | –                              | 0.45            | 2.64          | 0.03          | 0.76          | 0.32            | 2.69          | 2.11          | 2.40          | 2.68          | 4.36           | 3.78           | ns    |
| 3.3 V LVCMOS Wide Range <sup>2</sup> | 100 $\mu\text{A}$ | 12 mA  | High      | 35                   | –                              | 0.45            | 4.08          | 0.03          | 0.76          | 0.32            | 4.08          | 3.20          | 3.71          | 4.14          | 6.61           | 5.74           | ns    |
| 2.5 V LVCMOS                         | 12 mA             | 12 mA  | High      | 35                   | –                              | 0.45            | 2.66          | 0.03          | 0.98          | 0.32            | 2.71          | 2.56          | 2.47          | 2.57          | 4.38           | 4.23           | ns    |
| 1.8 V LVCMOS                         | 12 mA             | 12 mA  | High      | 35                   | –                              | 0.45            | 2.64          | 0.03          | 0.91          | 0.32            | 2.69          | 2.27          | 2.76          | 3.05          | 4.36           | 3.94           | ns    |
| 1.5 V LVCMOS                         | 12 mA             | 12 mA  | High      | 35                   | –                              | 0.45            | 3.05          | 0.03          | 1.07          | 0.32            | 3.10          | 2.67          | 2.95          | 3.14          | 4.77           | 4.34           | ns    |
| 3.3 V PCI                            | Per PCI spec      | –  | High      | 10                   | 25 <sup>4</sup>                | 0.45            | 2.00          | 0.03          | 0.65          | 0.32            | 2.04          | 1.46          | 2.40          | 2.68          | 3.71           | 3.13           | ns    |
| 3.3 V PCI-X                          | Per PCI-X spec    | –  | High      | 10                   | 25 <sup>4</sup>                | 0.45            | 2.00          | 0.03          | 0.62          | 0.32            | 2.04          | 1.46          | 2.40          | 2.68          | 3.71           | 3.13           | ns    |
| LVDS                                 | 24 mA             | –  | High      | –                    | –                              | 0.45            | 1.37          | 0.03          | 1.20          | –               | –             | –             | –             | –             | –              | –              | ns    |
| LVPECL                               | 24 mA             | –  | High      | –                    | –                              | 0.45            | 1.34          | 0.03          | 1.05          | –               | –             | –             | –             | –             | –              | –              | ns    |

**Notes:**

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is  $\pm 100 \mu\text{A}$ . Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.
3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
4. Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 2-11 on page 2-64 for connectivity. This resistor is not required during normal operation.

## I/O DC Characteristics

**Table 2-27 • Input Capacitance**

| Symbol      | Definition                         | Conditions                        | Min | Max | Units |
|-------------|------------------------------------|-----------------------------------|-----|-----|-------|
| $C_{IN}$    | Input capacitance                  | $V_{IN} = 0, f = 1.0 \text{ MHz}$ | —   | 8   | pF    |
| $C_{INCLK}$ | Input capacitance on the clock pin | $V_{IN} = 0, f = 1.0 \text{ MHz}$ | —   | 8   | pF    |

**Table 2-28 • I/O Output Buffer Maximum Resistances<sup>1</sup>**  
**Applicable to Advanced I/O Banks**

| Standard                             | Drive Strength              | $R_{PULL-DOWN} (\Omega)^2$   | $R_{PULL-UP} (\Omega)^3$     |
|--------------------------------------|-----------------------------|------------------------------|------------------------------|
| 3.3 V LVTTL / 3.3 V LVCMOS           | 2 mA                        | 100                          | 300                          |
|                                      | 4 mA                        | 100                          | 300                          |
|                                      | 6 mA                        | 50                           | 150                          |
|                                      | 8 mA                        | 50                           | 150                          |
|                                      | 12 mA                       | 25                           | 75                           |
|                                      | 16 mA                       | 17                           | 50                           |
|                                      | 24 mA                       | 11                           | 33                           |
| 3.3 V LVCMOS Wide Range <sup>4</sup> | 100 µA                      | Same as regular 3.3 V LVCMOS | Same as regular 3.3 V LVCMOS |
| 2.5 V LVCMOS                         | 2 mA                        | 100                          | 200                          |
|                                      | 4 mA                        | 100                          | 200                          |
|                                      | 6 mA                        | 50                           | 100                          |
|                                      | 8 mA                        | 50                           | 100                          |
|                                      | 12 mA                       | 25                           | 50                           |
|                                      | 16 mA                       | 20                           | 40                           |
|                                      | 24 mA                       | 11                           | 22                           |
| 1.8 V LVCMOS                         | 2 mA                        | 200                          | 225                          |
|                                      | 4 mA                        | 100                          | 112                          |
|                                      | 6 mA                        | 50                           | 56                           |
|                                      | 8 mA                        | 50                           | 56                           |
|                                      | 12 mA                       | 20                           | 22                           |
|                                      | 16 mA                       | 20                           | 22                           |
| 1.5 V LVCMOS                         | 2 mA                        | 200                          | 224                          |
|                                      | 4 mA                        | 100                          | 112                          |
|                                      | 6 mA                        | 67                           | 75                           |
|                                      | 8 mA                        | 33                           | 37                           |
|                                      | 12 mA                       | 33                           | 37                           |
| 3.3 V PCI/PCI-X                      | Per PCI/PCI-X specification | 25                           | 75                           |

**Notes:**

1. These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on  $V_{CC1}$ , drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located at <http://www.microsemi.com/soc/download/ibis/default.aspx>.
2.  $R_{(PULL-DOWN-MAX)} = (V_{OLspec}) / I_{OLspec}$
3.  $R_{(PULL-UP-MAX)} = (V_{CC1max} - V_{OHspec}) / I_{OHspec}$
4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

**Table 2-62 • 2.5 V LVCMOS High Slew**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V  
 Applicable to Standard Plus I/O Banks

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 4 mA           | Std.        | 0.66       | 8.28     | 0.04      | 1.30     | 0.43       | 7.41     | 8.28     | 2.25     | 2.07     | 9.64      | 10.51     | ns    |
|                | -1          | 0.56       | 7.04     | 0.04      | 1.10     | 0.36       | 6.30     | 7.04     | 1.92     | 1.76     | 8.20      | 8.94      | ns    |
|                | -2          | 0.49       | 6.18     | 0.03      | 0.97     | 0.32       | 5.53     | 6.18     | 1.68     | 1.55     | 7.20      | 7.85      | ns    |
| 6 mA           | Std.        | 0.66       | 4.85     | 0.04      | 1.30     | 0.43       | 4.65     | 4.85     | 2.59     | 2.71     | 6.88      | 7.09      | ns    |
|                | -1          | 0.56       | 4.13     | 0.04      | 1.10     | 0.36       | 3.95     | 4.13     | 2.20     | 2.31     | 5.85      | 6.03      | ns    |
|                | -2          | 0.49       | 3.62     | 0.03      | 0.97     | 0.32       | 3.47     | 3.62     | 1.93     | 2.02     | 5.14      | 5.29      | ns    |
| 8 mA           | Std.        | 0.66       | 4.85     | 0.04      | 1.30     | 0.43       | 4.65     | 4.85     | 2.59     | 2.71     | 6.88      | 7.09      | ns    |
|                | -1          | 0.56       | 4.13     | 0.04      | 1.10     | 0.36       | 3.95     | 4.13     | 2.20     | 2.31     | 5.85      | 6.03      | ns    |
|                | -2          | 0.49       | 3.62     | 0.03      | 0.97     | 0.32       | 3.47     | 3.62     | 1.93     | 2.02     | 5.14      | 5.29      | ns    |
| 12 mA          | Std.        | 0.66       | 3.21     | 0.04      | 1.30     | 0.43       | 3.27     | 3.14     | 2.82     | 3.11     | 5.50      | 5.38      | ns    |
|                | -1          | 0.56       | 2.73     | 0.04      | 1.10     | 0.36       | 2.78     | 2.67     | 2.40     | 2.65     | 4.68      | 4.57      | ns    |
|                | -2          | 0.49       | 2.39     | 0.03      | 0.97     | 0.32       | 2.44     | 2.35     | 2.11     | 2.32     | 4.11      | 4.02      | ns    |

**Notes:**

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-63 • 2.5 V LVCMOS Low Slew**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V  
 Applicable to Standard Plus I/O Banks

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 4 mA           | Std.        | 0.66       | 10.84    | 0.04      | 1.30     | 0.43       | 10.64    | 10.84    | 2.26     | 1.99     | 12.87     | 13.08     | ns    |
|                | -1          | 0.56       | 9.22     | 0.04      | 1.10     | 0.36       | 9.05     | 9.22     | 1.92     | 1.69     | 10.95     | 11.12     | ns    |
|                | -2          | 0.49       | 8.10     | 0.03      | 0.97     | 0.32       | 7.94     | 8.10     | 1.68     | 1.49     | 9.61      | 9.77      | ns    |
| 6 mA           | Std.        | 0.66       | 7.37     | 0.04      | 1.30     | 0.43       | 7.50     | 7.36     | 2.59     | 2.61     | 9.74      | 9.60      | ns    |
|                | -1          | 0.56       | 6.27     | 0.04      | 1.10     | 0.36       | 6.38     | 6.26     | 2.20     | 2.22     | 8.29      | 8.16      | ns    |
|                | -2          | 0.49       | 5.50     | 0.03      | 0.97     | 0.32       | 5.60     | 5.50     | 1.93     | 1.95     | 7.27      | 7.17      | ns    |
| 8 mA           | Std.        | 0.66       | 7.37     | 0.04      | 1.30     | 0.43       | 7.50     | 7.36     | 2.59     | 2.61     | 9.74      | 9.60      | ns    |
|                | -1          | 0.56       | 6.27     | 0.04      | 1.10     | 0.36       | 6.38     | 6.26     | 2.20     | 2.22     | 8.29      | 8.16      | ns    |
|                | -2          | 0.49       | 5.50     | 0.03      | 0.97     | 0.32       | 5.60     | 5.50     | 1.93     | 1.95     | 7.27      | 7.17      | ns    |
| 12 mA          | Std.        | 0.66       | 5.63     | 0.04      | 1.30     | 0.43       | 5.73     | 5.51     | 2.83     | 3.01     | 7.97      | 7.74      | ns    |
|                | -1          | 0.56       | 4.79     | 0.04      | 1.10     | 0.36       | 4.88     | 4.68     | 2.41     | 2.56     | 6.78      | 6.59      | ns    |
|                | -2          | 0.49       | 4.20     | 0.03      | 0.97     | 0.32       | 4.28     | 4.11     | 2.11     | 2.25     | 5.95      | 5.78      | ns    |

Note: For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-73 • 1.8 V LVC MOS Low Slew**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V  
Applicable to Standard Plus I/O Banks

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | Std.        | 0.66       | 14.80    | 0.04      | 1.20     | 0.43       | 13.49    | 14.80    | 2.25     | 1.46     | 15.73     | 17.04     | ns    |
|                | -1          | 0.56       | 12.59    | 0.04      | 1.02     | 0.36       | 11.48    | 12.59    | 1.91     | 1.25     | 13.38     | 14.49     | ns    |
|                | -2          | 0.49       | 11.05    | 0.03      | 0.90     | 0.32       | 10.08    | 11.05    | 1.68     | 1.09     | 11.75     | 12.72     | ns    |
| 4 mA           | Std.        | 0.66       | 9.90     | 0.04      | 1.20     | 0.43       | 9.73     | 9.90     | 2.65     | 2.50     | 11.97     | 12.13     | ns    |
|                | -1          | 0.56       | 8.42     | 0.04      | 1.02     | 0.36       | 8.28     | 8.42     | 2.26     | 2.12     | 10.18     | 10.32     | ns    |
|                | -2          | 0.49       | 7.39     | 0.03      | 0.90     | 0.32       | 7.27     | 7.39     | 1.98     | 1.86     | 8.94      | 9.06      | ns    |
| 6 mA           | Std.        | 0.66       | 7.44     | 0.04      | 1.20     | 0.43       | 7.58     | 7.32     | 2.94     | 2.99     | 9.81      | 9.56      | ns    |
|                | -1          | 0.56       | 6.33     | 0.04      | 1.02     | 0.36       | 6.44     | 6.23     | 2.50     | 2.54     | 8.35      | 8.13      | ns    |
|                | -2          | 0.49       | 5.55     | 0.03      | 0.90     | 0.32       | 5.66     | 5.47     | 2.19     | 2.23     | 7.33      | 7.14      | ns    |
| 8 mA           | Std.        | 0.66       | 7.44     | 0.04      | 1.20     | 0.43       | 7.58     | 7.32     | 2.94     | 2.99     | 9.81      | 9.56      | ns    |
|                | -1          | 0.56       | 6.33     | 0.04      | 1.02     | 0.36       | 6.44     | 6.23     | 2.50     | 2.54     | 8.35      | 8.13      | ns    |
|                | -2          | 0.49       | 5.55     | 0.03      | 0.90     | 0.32       | 5.66     | 5.47     | 2.19     | 2.23     | 7.33      | 7.14      | ns    |

Note: For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-74 • 1.8 V LVC MOS High Slew**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V  
Applicable to Standard I/O Banks

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ |  | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|--|-------|
| 2 mA           | Std.        | 0.66       | 11.21    | 0.04      | 1.20     | 0.43       | 8.53     | 11.21    | 1.99     | 1.21     |  | ns    |
|                | -1          | 0.56       | 9.54     | 0.04      | 1.02     | 0.36       | 7.26     | 9.54     | 1.69     | 1.03     |  | ns    |
|                | -2          | 0.49       | 8.37     | 0.03      | 0.90     | 0.32       | 6.37     | 8.37     | 1.49     | 0.90     |  | ns    |
| 4 mA           | Std.        | 0.66       | 6.34     | 0.04      | 1.20     | 0.43       | 5.38     | 6.34     | 2.41     | 2.48     |  | ns    |
|                | -1          | 0.56       | 5.40     | 0.04      | 1.02     | 0.36       | 4.58     | 5.40     | 2.05     | 2.11     |  | ns    |
|                | -2          | 0.49       | 4.74     | 0.03      | 0.90     | 0.32       | 4.02     | 4.74     | 1.80     | 1.85     |  | ns    |

**Notes:**

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-96 • Parameter Definition and Measuring Nodes**

| Parameter Name | Parameter Definition   | Measuring Nodes<br>(from, to)* |
|----------------|--|--------------------------------|
| $t_{OCLKQ}$    | Clock-to-Q of the Output Data Register                           | H, DOUT                        |
| $t_{OSUD}$     | Data Setup Time for the Output Data Register                     | F, H                           |
| $t_{OHD}$      | Data Hold Time for the Output Data Register                      | F, H                           |
| $t_{OSUE}$     | Enable Setup Time for the Output Data Register                   | G, H                           |
| $t_{OHE}$      | Enable Hold Time for the Output Data Register                    | G, H                           |
| $t_{OPRE2Q}$   | Asynchronous Preset-to-Q of the Output Data Register             | L, DOUT                        |
| $t_{OREMPRE}$  | Asynchronous Preset Removal Time for the Output Data Register    | L, H                           |
| $t_{ORECPRE}$  | Asynchronous Preset Recovery Time for the Output Data Register   | L, H                           |
| $t_{OECLKQ}$   | Clock-to-Q of the Output Enable Register                         | H, EOUT                        |
| $t_{OESUD}$    | Data Setup Time for the Output Enable Register                   | J, H                           |
| $t_{OEHD}$     | Data Hold Time for the Output Enable Register                    | J, H                           |
| $t_{OESUE}$    | Enable Setup Time for the Output Enable Register                 | K, H                           |
| $t_{OEHE}$     | Enable Hold Time for the Output Enable Register                  | K, H                           |
| $t_{OEPRE2Q}$  | Asynchronous Preset-to-Q of the Output Enable Register           | I, EOUT                        |
| $t_{OEREMPRE}$ | Asynchronous Preset Removal Time for the Output Enable Register  | I, H                           |
| $t_{OERECPRE}$ | Asynchronous Preset Recovery Time for the Output Enable Register | I, H                           |
| $t_{ICLKQ}$    | Clock-to-Q of the Input Data Register                            | A, E                           |
| $t_{ISUD}$     | Data Setup Time for the Input Data Register                      | C, A                           |
| $t_{IHD}$      | Data Hold Time for the Input Data Register                       | C, A                           |
| $t_{ISUE}$     | Enable Setup Time for the Input Data Register                    | B, A                           |
| $t_{IHE}$      | Enable Hold Time for the Input Data Register                     | B, A                           |
| $t_{IPRE2Q}$   | Asynchronous Preset-to-Q of the Input Data Register              | D, E                           |
| $t_{IREMPRE}$  | Asynchronous Preset Removal Time for the Input Data Register     | D, A                           |
| $t_{IRECPRE}$  | Asynchronous Preset Recovery Time for the Input Data Register    | D, A                           |

Note: \*See [Figure 2-15 on page 2-69](#) for more information.

## Output DDR Module




Figure 2-22 • Output DDR Timing Model

Table 2-103 • Parameter Definitions

| Parameter Name    | Parameter Definition      | Measuring Nodes (from, to) |
|-------------------|---------------------------|----------------------------|
| $t_{DDROCLKQ}$    | Clock-to-Out              | B, E                       |
| $t_{DDROCLR2Q}$   | Asynchronous Clear-to-Out | C, E                       |
| $t_{DDROREMCLR}$  | Clear Removal             | C, B                       |
| $t_{DDRORECCCLR}$ | Clear Recovery            | C, B                       |
| $t_{DDROSUD1}$    | Data Setup Data_F         | A, B                       |
| $t_{DDROSUD2}$    | Data Setup Data_R         | D, B                       |
| $t_{DDROHD1}$     | Data Hold Data_F          | A, B                       |
| $t_{DDROHD2}$     | Data Hold Data_R          | D, B                       |

## Timing Waveforms

---




Figure 2-37 • FIFO Read

---





Figure 2-38 • FIFO Write



WA/RA (Address Counter) NO MATCH NO MATCH Dist = AFF\_TH MATCH (FULL)

Figure 2-41 • FIFO FULL Flag and AFULL Flag Assertion




Figure 2-42 • FIFO EMPTY Flag and AEMPTY Flag Deassertion




Figure 2-43 • FIFO FULL Flag and AFULL Flag Deassertion

**Table 2-120 • A3P250 FIFO 512×8**  
**Worst Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ ,  $V_{CC} = 1.425 \text{ V}$**

| Parameter     | Description                                       | -2   | -1   | Std. | Units |
|---------------|---|------|------|------|-------|
| $t_{ENS}$     | REN, WEN Setup Time                               | 3.75 | 4.27 | 5.02 | ns    |
| $t_{ENH}$     | REN, WEN Hold Time                                | 0.00 | 0.00 | 0.00 | ns    |
| $t_{BKS}$     | BLK Setup Time                                    | 0.19 | 0.22 | 0.26 | ns    |
| $t_{BKH}$     | BLK Hold Time                                     | 0.00 | 0.00 | 0.00 | ns    |
| $t_{DS}$      | Input Data (WD) Setup Time                        | 0.18 | 0.21 | 0.25 | ns    |
| $t_{DH}$      | Input Data (WD) Hold Time                         | 0.00 | 0.00 | 0.00 | ns    |
| $t_{CKQ1}$    | Clock High to New Data Valid on RD (flow-through) | 2.17 | 2.47 | 2.90 | ns    |
| $t_{CKQ2}$    | Clock High to New Data Valid on RD (pipelined)    | 0.94 | 1.07 | 1.26 | ns    |
| $t_{RCKEF}$   | RCLK High to Empty Flag Valid                     | 1.72 | 1.96 | 2.30 | ns    |
| $t_{WCKFF}$   | WCLK High to Full Flag Valid                      | 1.63 | 1.86 | 2.18 | ns    |
| $t_{CKAF}$    | Clock High to Almost Empty/Full Flag Valid        | 6.19 | 7.05 | 8.29 | ns    |
| $t_{RSTFG}$   | RESET Low to Empty/Full Flag Valid                | 1.69 | 1.93 | 2.27 | ns    |
| $t_{RSTAF}$   | RESET Low to Almost Empty/Full Flag Valid         | 6.13 | 6.98 | 8.20 | ns    |
| $t_{RSTBQ}$   | RESET Low to Data Out Low on RD (flow-through)    | 0.92 | 1.05 | 1.23 | ns    |
|               | RESET Low to Data Out Low on RD (pipelined)       | 0.92 | 1.05 | 1.23 | ns    |
| $t_{REMRSTB}$ | RESET Removal                                     | 0.29 | 0.33 | 0.38 | ns    |
| $t_{RECRSTB}$ | RESET Recovery                                    | 1.50 | 1.71 | 2.01 | ns    |
| $t_{MPWRSTB}$ | RESET Minimum Pulse Width                         | 0.21 | 0.24 | 0.29 | ns    |
| $t_{CYC}$     | Clock Cycle Time                                  | 3.23 | 3.68 | 4.32 | ns    |
| $F_{MAX}$     | Maximum Frequency for FIFO                        | 310  | 272  | 231  | MHz   |

In critical applications, an upset in the JTAG circuit could allow entrance to an undesired JTAG state. In such cases, Microsemi recommends tying off TRST to GND through a resistor placed close to the FPGA pin.

Note that to operate at all VJTAG voltages,  $500\ \Omega$  to  $1\ k\Omega$  will satisfy the requirements.

## Special Function Pins

### NC                  No Connect

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

### DC                  Do Not Connect

This pin should not be connected to any signals on the PCB. These pins should be left unconnected.

## Related Documents

### User's Guides

*ProASIC FPGA Fabric User's Guide*

[http://www.microsemi.com/soc/documents/PA3\\_UG.pdf](http://www.microsemi.com/soc/documents/PA3_UG.pdf)

### Packaging

The following documents provide packaging information and device selection for low power flash devices.

### Product Catalog

[http://www.microsemi.com/soc/documents/ProdCat\\_PIB.pdf](http://www.microsemi.com/soc/documents/ProdCat_PIB.pdf)

Lists devices currently recommended for new designs and the packages available for each member of the family. Use this document or the datasheet tables to determine the best package for your design, and which package drawing to use.

### Package Mechanical Drawings

<http://www.microsemi.com/soc/documents/PckgMechDrwngs.pdf>

This document contains the package mechanical drawings for all packages currently or previously supplied by Actel. Use the bookmarks to navigate to the package mechanical drawings.

Additional packaging materials are at <http://www.microsemi.com/products/solutions/package/docs.aspx>.

| <b>VQ100</b>      |                        |
|-------------------|------------------------|
| <b>Pin Number</b> | <b>A3P250 Function</b> |
| 1                 | GND                    |
| 2                 | GAA2/IO118UDB3         |
| 3                 | IO118VDB3              |
| 4                 | GAB2/IO117UDB3         |
| 5                 | IO117VDB3              |
| 6                 | GAC2/IO116UDB3         |
| 7                 | IO116VDB3              |
| 8                 | IO112PSB3              |
| 9                 | GND                    |
| 10                | GFB1/IO109PDB3         |
| 11                | GFB0/IO109NDB3         |
| 12                | VCOMPLF                |
| 13                | GFA0/IO108NPB3         |
| 14                | VCCPLF                 |
| 15                | GFA1/IO108PPB3         |
| 16                | GFA2/IO107PSB3         |
| 17                | VCC                    |
| 18                | VCCIB3                 |
| 19                | GFC2/IO105PSB3         |
| 20                | GEC1/IO100PDB3         |
| 21                | GEC0/IO100NDB3         |
| 22                | GEA1/IO98PDB3          |
| 23                | GEA0/IO98NDB3          |
| 24                | VMV3                   |
| 25                | GNDQ                   |
| 26                | GEA2/IO97RSB2          |
| 27                | GEB2/IO96RSB2          |
| 28                | GEC2/IO95RSB2          |
| 29                | IO93RSB2               |
| 30                | IO92RSB2               |
| 31                | IO91RSB2               |
| 32                | IO90RSB2               |
| 33                | IO88RSB2               |
| 34                | IO86RSB2               |
| 35                | IO85RSB2               |
| 36                | IO84RSB2               |

| <b>VQ100</b>      |                        |
|-------------------|------------------------|
| <b>Pin Number</b> | <b>A3P250 Function</b> |
| 37                | VCC                    |
| 38                | GND                    |
| 39                | VCCIB2                 |
| 40                | IO77RSB2               |
| 41                | IO74RSB2               |
| 42                | IO71RSB2               |
| 43                | GDC2/IO63RSB2          |
| 44                | GDB2/IO62RSB2          |
| 45                | GDA2/IO61RSB2          |
| 46                | GNDQ                   |
| 47                | TCK                    |
| 48                | TDI                    |
| 49                | TMS                    |
| 50                | VMV2                   |
| 51                | GND                    |
| 52                | VPUMP                  |
| 53                | NC                     |
| 54                | TDO                    |
| 55                | TRST                   |
| 56                | VJTAG                  |
| 57                | GDA1/IO60USB1          |
| 58                | GDC0/IO58VDB1          |
| 59                | GDC1/IO58UDB1          |
| 60                | IO52NDB1               |
| 61                | GCB2/IO52PDB1          |
| 62                | GCA1/IO50PDB1          |
| 63                | GCA0/IO50NDB1          |
| 64                | GCC0/IO48NDB1          |
| 65                | GCC1/IO48PDB1          |
| 66                | VCCIB1                 |
| 67                | GND                    |
| 68                | VCC                    |
| 69                | IO43NDB1               |
| 70                | GBC2/IO43PDB1          |
| 71                | GBB2/IO42PSB1          |
| 72                | IO41NDB1               |

| <b>VQ100</b>      |                        |
|-------------------|------------------------|
| <b>Pin Number</b> | <b>A3P250 Function</b> |
| 73                | GBA2/IO41PDB1          |
| 74                | VMV1                   |
| 75                | GNDQ                   |
| 76                | GBA1/IO40RSB0          |
| 77                | GBA0/IO39RSB0          |
| 78                | GBB1/IO38RSB0          |
| 79                | GBB0/IO37RSB0          |
| 80                | GBC1/IO36RSB0          |
| 81                | GBC0/IO35RSB0          |
| 82                | IO29RSB0               |
| 83                | IO27RSB0               |
| 84                | IO25RSB0               |
| 85                | IO23RSB0               |
| 86                | IO21RSB0               |
| 87                | VCCIB0                 |
| 88                | GND                    |
| 89                | VCC                    |
| 90                | IO15RSB0               |
| 91                | IO13RSB0               |
| 92                | IO11RSB0               |
| 93                | GAC1/IO05RSB0          |
| 94                | GAC0/IO04RSB0          |
| 95                | GAB1/IO03RSB0          |
| 96                | GAB0/IO02RSB0          |
| 97                | GAA1/IO01RSB0          |
| 98                | GAA0/IO00RSB0          |
| 99                | GNDQ                   |
| 100               | VMV0                   |

| <b>FG256</b>      |                        |
|-------------------|------------------------|
| <b>Pin Number</b> | <b>A3P400 Function</b> |
| A1                | GND                    |
| A2                | GAA0/IO00RSB0          |
| A3                | GAA1/IO01RSB0          |
| A4                | GAB0/IO02RSB0          |
| A5                | IO16RSB0               |
| A6                | IO17RSB0               |
| A7                | IO22RSB0               |
| A8                | IO28RSB0               |
| A9                | IO34RSB0               |
| A10               | IO37RSB0               |
| A11               | IO41RSB0               |
| A12               | IO43RSB0               |
| A13               | GBB1/IO57RSB0          |
| A14               | GBA0/IO58RSB0          |
| A15               | GBA1/IO59RSB0          |
| A16               | GND                    |
| B1                | GAB2/IO154UDB3         |
| B2                | GAA2/IO155UDB3         |
| B3                | IO12RSB0               |
| B4                | GAB1/IO03RSB0          |
| B5                | IO13RSB0               |
| B6                | IO14RSB0               |
| B7                | IO21RSB0               |
| B8                | IO27RSB0               |
| B9                | IO32RSB0               |
| B10               | IO38RSB0               |
| B11               | IO42RSB0               |
| B12               | GBC1/IO55RSB0          |
| B13               | GBB0/IO56RSB0          |
| B14               | IO44RSB0               |
| B15               | GBA2/IO60PDB1          |
| B16               | IO60NDB1               |
| C1                | IO154VDB3              |
| C2                | IO155VDB3              |
| C3                | IO11RSB0               |
| C4                | IO07RSB0               |

| <b>FG256</b>      |                        |
|-------------------|------------------------|
| <b>Pin Number</b> | <b>A3P400 Function</b> |
| C5                | GAC0/IO04RSB0          |
| C6                | GAC1/IO05RSB0          |
| C7                | IO20RSB0               |
| C8                | IO24RSB0               |
| C9                | IO33RSB0               |
| C10               | IO39RSB0               |
| C11               | IO45RSB0               |
| C12               | GBC0/IO54RSB0          |
| C13               | IO48RSB0               |
| C14               | VMV0                   |
| C15               | IO61NPB1               |
| C16               | IO63PDB1               |
| D1                | IO151VDB3              |
| D2                | IO151UDB3              |
| D3                | GAC2/IO153UDB3         |
| D4                | IO06RSB0               |
| D5                | GNDQ                   |
| D6                | IO10RSB0               |
| D7                | IO19RSB0               |
| D8                | IO26RSB0               |
| D9                | IO30RSB0               |
| D10               | IO40RSB0               |
| D11               | IO46RSB0               |
| D12               | GNDQ                   |
| D13               | IO47RSB0               |
| D14               | GBB2/IO61PPB1          |
| D15               | IO53RSB0               |
| D16               | IO63NDB1               |
| E1                | IO150PDB3              |
| E2                | IO08RSB0               |
| E3                | IO153VDB3              |
| E4                | IO152VDB3              |
| E5                | VMV0                   |
| E6                | VCCIB0                 |
| E7                | VCCIB0                 |
| E8                | IO25RSB0               |

| <b>FG256</b>      |                        |
|-------------------|------------------------|
| <b>Pin Number</b> | <b>A3P400 Function</b> |
| E9                | IO31RSB0               |
| E10               | VCCIB0                 |
| E11               | VCCIB0                 |
| E12               | VMV1                   |
| E13               | GBC2/IO62PDB1          |
| E14               | IO65RSB1               |
| E15               | IO52RSB0               |
| E16               | IO66PDB1               |
| F1                | IO150NDB3              |
| F2                | IO149NPB3              |
| F3                | IO09RSB0               |
| F4                | IO152UDB3              |
| F5                | VCCIB3                 |
| F6                | GND                    |
| F7                | VCC                    |
| F8                | VCC                    |
| F9                | VCC                    |
| F10               | VCC                    |
| F11               | GND                    |
| F12               | VCCIB1                 |
| F13               | IO62NDB1               |
| F14               | IO49RSB0               |
| F15               | IO64PPB1               |
| F16               | IO66NDB1               |
| G1                | IO148NDB3              |
| G2                | IO148PDB3              |
| G3                | IO149PPB3              |
| G4                | GFC1/IO147PPB3         |
| G5                | VCCIB3                 |
| G6                | VCC                    |
| G7                | GND                    |
| G8                | GND                    |
| G9                | GND                    |
| G10               | GND                    |
| G11               | VCC                    |
| G12               | VCCIB1                 |

| <b>FG484</b>      |                        |
|-------------------|------------------------|
| <b>Pin Number</b> | <b>A3P400 Function</b> |
| K19               | IO73NDB1               |
| K20               | NC                     |
| K21               | NC                     |
| K22               | NC                     |
| L1                | NC                     |
| L2                | NC                     |
| L3                | NC                     |
| L4                | GFB0/IO146NPB3         |
| L5                | GFA0/IO145NDB3         |
| L6                | GFB1/IO146PPB3         |
| L7                | VCOMPLF                |
| L8                | GFC0/IO147NPB3         |
| L9                | VCC                    |
| L10               | GND                    |
| L11               | GND                    |
| L12               | GND                    |
| L13               | GND                    |
| L14               | VCC                    |
| L15               | GCC0/IO67NPB1          |
| L16               | GCB1/IO68PPB1          |
| L17               | GCA0/IO69NPB1          |
| L18               | NC                     |
| L19               | GCB0/IO68NPB1          |
| L20               | NC                     |
| L21               | NC                     |
| L22               | NC                     |
| M1                | NC                     |
| M2                | NC                     |
| M3                | NC                     |
| M4                | GFA2/IO144PPB3         |
| M5                | GFA1/IO145PDB3         |
| M6                | VCCPLF                 |
| M7                | IO143NDB3              |
| M8                | GFB2/IO143PDB3         |
| M9                | VCC                    |
| M10               | GND                    |

| <b>FG484</b>      |                        |
|-------------------|------------------------|
| <b>Pin Number</b> | <b>A3P400 Function</b> |
| M11               | GND                    |
| M12               | GND                    |
| M13               | GND                    |
| M14               | VCC                    |
| M15               | GCB2/IO71PPB1          |
| M16               | GCA1/IO69PPB1          |
| M17               | GCC2/IO72PPB1          |
| M18               | NC                     |
| M19               | GCA2/IO70PDB1          |
| M20               | NC                     |
| M21               | NC                     |
| M22               | NC                     |
| N1                | NC                     |
| N2                | NC                     |
| N3                | NC                     |
| N4                | GFC2/IO142PDB3         |
| N5                | IO144NPB3              |
| N6                | IO141PPB3              |
| N7                | IO120RSB2              |
| N8                | VCCIB3                 |
| N9                | VCC                    |
| N10               | GND                    |
| N11               | GND                    |
| N12               | GND                    |
| N13               | GND                    |
| N14               | VCC                    |
| N15               | VCCIB1                 |
| N16               | IO71NPB1               |
| N17               | IO74RSB1               |
| N18               | IO72NPB1               |
| N19               | IO70NDB1               |
| N20               | NC                     |
| N21               | NC                     |
| N22               | NC                     |
| P1                | NC                     |
| P2                | NC                     |

| <b>FG484</b>      |                        |
|-------------------|------------------------|
| <b>Pin Number</b> | <b>A3P400 Function</b> |
| P3                | NC                     |
| P4                | IO142NDB3              |
| P5                | IO141NPB3              |
| P6                | IO125RSB2              |
| P7                | IO139RSB3              |
| P8                | VCCIB3                 |
| P9                | GND                    |
| P10               | VCC                    |
| P11               | VCC                    |
| P12               | VCC                    |
| P13               | VCC                    |
| P14               | GND                    |
| P15               | VCCIB1                 |
| P16               | GDB0/IO78VPB1          |
| P17               | IO76VDB1               |
| P18               | IO76UDB1               |
| P19               | IO75PDB1               |
| P20               | NC                     |
| P21               | NC                     |
| P22               | NC                     |
| R1                | NC                     |
| R2                | NC                     |
| R3                | VCC                    |
| R4                | IO140PDB3              |
| R5                | IO130RSB2              |
| R6                | IO138NPB3              |
| R7                | GEC0/IO137NPB3         |
| R8                | VMV3                   |
| R9                | VCCIB2                 |
| R10               | VCCIB2                 |
| R11               | IO108RSB2              |
| R12               | IO101RSB2              |
| R13               | VCCIB2                 |
| R14               | VCCIB2                 |
| R15               | VMV2                   |
| R16               | IO83RSB2               |

| <b>FG484</b>      |                        |
|-------------------|------------------------|
| <b>Pin Number</b> | <b>A3P600 Function</b> |
| A1                | GND                    |
| A2                | GND                    |
| A3                | VCCIB0                 |
| A4                | NC                     |
| A5                | NC                     |
| A6                | IO09RSB0               |
| A7                | IO15RSB0               |
| A8                | NC                     |
| A9                | NC                     |
| A10               | IO22RSB0               |
| A11               | IO23RSB0               |
| A12               | IO29RSB0               |
| A13               | IO35RSB0               |
| A14               | NC                     |
| A15               | NC                     |
| A16               | IO46RSB0               |
| A17               | IO48RSB0               |
| A18               | NC                     |
| A19               | NC                     |
| A20               | VCCIB0                 |
| A21               | GND                    |
| A22               | GND                    |
| B1                | GND                    |
| B2                | VCCIB3                 |
| B3                | NC                     |
| B4                | NC                     |
| B5                | NC                     |
| B6                | IO08RSB0               |
| B7                | IO12RSB0               |
| B8                | NC                     |
| B9                | NC                     |
| B10               | IO17RSB0               |
| B11               | NC                     |
| B12               | NC                     |
| B13               | IO36RSB0               |
| B14               | NC                     |

| <b>FG484</b>      |                        |
|-------------------|------------------------|
| <b>Pin Number</b> | <b>A3P600 Function</b> |
| B15               | NC                     |
| B16               | IO47RSB0               |
| B17               | IO49RSB0               |
| B18               | NC                     |
| B19               | NC                     |
| B20               | NC                     |
| B21               | VCCIB1                 |
| B22               | GND                    |
| C1                | VCCIB3                 |
| C2                | NC                     |
| C3                | NC                     |
| C4                | NC                     |
| C5                | GND                    |
| C6                | NC                     |
| C7                | NC                     |
| C8                | VCC                    |
| C9                | VCC                    |
| C10               | NC                     |
| C11               | NC                     |
| C12               | NC                     |
| C13               | NC                     |
| C14               | VCC                    |
| C15               | VCC                    |
| C16               | NC                     |
| C17               | NC                     |
| C18               | GND                    |
| C19               | NC                     |
| C20               | NC                     |
| C21               | NC                     |
| C22               | VCCIB1                 |
| D1                | NC                     |
| D2                | NC                     |
| D3                | NC                     |
| D4                | GND                    |
| D5                | GAA0/IO00RSB0          |
| D6                | GAA1/IO01RSB0          |

| <b>FG484</b>      |                        |
|-------------------|------------------------|
| <b>Pin Number</b> | <b>A3P600 Function</b> |
| D7                | GAB0/IO02RSB0          |
| D8                | IO11RSB0               |
| D9                | IO16RSB0               |
| D10               | IO18RSB0               |
| D11               | IO28RSB0               |
| D12               | IO34RSB0               |
| D13               | IO37RSB0               |
| D14               | IO41RSB0               |
| D15               | IO43RSB0               |
| D16               | GBB1/IO57RSB0          |
| D17               | GBA0/IO58RSB0          |
| D18               | GBA1/IO59RSB0          |
| D19               | GND                    |
| D20               | NC                     |
| D21               | NC                     |
| D22               | NC                     |
| E1                | NC                     |
| E2                | NC                     |
| E3                | GND                    |
| E4                | GAB2/IO173PDB3         |
| E5                | GAA2/IO174PDB3         |
| E6                | GNDQ                   |
| E7                | GAB1/IO03RSB0          |
| E8                | IO13RSB0               |
| E9                | IO14RSB0               |
| E10               | IO21RSB0               |
| E11               | IO27RSB0               |
| E12               | IO32RSB0               |
| E13               | IO38RSB0               |
| E14               | IO42RSB0               |
| E15               | GBC1/IO55RSB0          |
| E16               | GBB0/IO56RSB0          |
| E17               | IO52RSB0               |
| E18               | GBA2/IO60PDB1          |
| E19               | IO60NDB1               |
| E20               | GND                    |

| Revision                    | Changes   | Page    |
|-----------------------------|---|---------|
| Revision 11<br>(March 2012) | Note indicating that A3P015 is not recommended for new designs has been added. The "Devices Not Recommended For New Designs" section is new (SAR 36760).  | I to IV |
|                             | The following sentence was removed from the Advanced Architecture section: "In addition, extensive on-chip programming circuitry allows for rapid, single-voltage (3.3 V) programming of IGLOO devices via an IEEE 1532 JTAG interface" (SAR 34687).                      | NA      |
|                             | The reference to guidelines for global spines and VersaTile rows, given in the "Global Clock Contribution—PCLOCK" section, was corrected to the "Spine Architecture" section of the Global Resources chapter in the <i>ProASIC3 FPGA Fabric User's Guide</i> (SAR 34734). | 2-12    |
|                             | <a href="#">Figure 2-4 • Input Buffer Timing Model and Delays (Example)</a> has been modified for the DIN waveform; the Rise and Fall time label has been changed to tDIN (35430).  | 2-16    |
|                             | The AC Loading figures in the "Single-Ended I/O Characteristics" section were updated to match tables in the "Summary of I/O Timing Characteristics – Default I/O Software Settings" section (SAR 34883).   | 2-32    |
|                             | Added values for minimum pulse width and removed the FRMAX row from Table 2-107 through Table 2-114 in the "Global Tree Timing Characteristics" section. Use the software to determine the FRMAX for the device you are using (SARs 37279, 29269).                        | 2-85    |

| Revision                       | Changes  | Page   |
|--------------------------------|--|--|
| v2.0<br>(continued)            | Table 3-20 • Summary of I/O Timing Characteristics—Software Default Settings (Advanced) and Table 3-21 • Summary of I/O Timing Characteristics—Software Default Settings (Standard Plus) were updated.<br><br>Table 3-11 • Different Components Contributing to Dynamic Power Consumption in ProASIC3 Devices was updated.<br><br>Table 3-24 • I/O Output Buffer Maximum Resistances1 (Advanced) and Table 3-25 • I/O Output Buffer Maximum Resistances1 (Standard Plus) were updated.<br><br>Table 3-17 • Summary of Maximum and Minimum DC Input Levels Applicable to Commercial and Industrial Conditions was updated.<br><br>Table 3-28 • I/O Short Currents IOSH/IOSL (Advanced) and Table 3-29 • I/O Short Currents IOSH/IOSL (Standard Plus) were updated.<br><br>The note in Table 3-32 • I/O Input Rise Time, Fall Time, and Related I/O Reliability was updated.<br><br>Figure 3-33 • Write Access After Write onto Same Address, Figure 3-34 • Read Access After Write onto Same Address, and Figure 3-35 • Write Access After Read onto Same Address are new.<br><br>Figure 3-43 • Timing Diagram was updated.<br><br>Ambient was deleted from the "Speed Grade and Temperature Grade Matrix".<br><br>Notes were added to the package diagrams identifying if they were top or bottom view.<br><br>The A3P030 "132-Pin QFN" table is new.<br><br>The A3P060 "132-Pin QFN" table is new.<br><br>The A3P125 "132-Pin QFN" table is new.<br><br>The A3P250 "132-Pin QFN" table is new.<br><br>The A3P030 "100-Pin VQFP" table is new. | 3-20 to 3-20<br><br>3-9<br><br>3-22 to 3-22<br><br>3-18<br><br>3-24 to 3-26<br><br>3-27<br><br>3-82 to 3-84<br><br>3-96<br><br>iv<br><br>N/A<br><br>4-2<br><br>4-4<br><br>4-6<br><br>4-8<br><br>4-11 |
| Advance v0.7<br>(January 2007) | In the "I/Os Per Package" table, the I/O numbers were added for A3P060, A3P125, and A3P250. The A3P030-VQ100 I/O was changed from 79 to 77.  | ii   |
| Advance v0.6<br>(April 2006)   | The term flow-through was changed to pass-through.<br><br>Table 1 was updated to include the QN132.<br><br>The "I/Os Per Package" table was updated with the QN132. The footnotes were also updated. The A3P400-FG144 I/O count was updated.<br><br>"Automotive ProASIC3 Ordering Information" was updated with the QN132.<br><br>"Temperature Grade Offerings" was updated with the QN132.<br><br>B-LVDS and M-LDVS are new I/O standards added to the datasheet.<br><br>The term flow-through was changed to pass-through.<br><br>Figure 2-7 • Efficient Long-Line Resources was updated.<br><br>The footnotes in Figure 2-15 • Clock Input Sources Including CLKBUF, CLKBUF_LVDS/LVPECL, and CLKINT were updated.<br><br>The Delay Increments in the Programmable Delay Blocks specification in Figure 2-24 • ProASIC3E CCC Options.<br><br>The "SRAM and FIFO" section was updated.  | N/A<br><br>ii<br><br>ii<br><br>iii<br><br>iii<br><br>N/A<br><br>N/A<br><br>2-7<br><br>2-16<br><br>2-24<br><br>2-21   |