

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	36864
Number of I/O	97
Number of Gates	250000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LBGA
Supplier Device Package	144-FPBGA (13x13)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a3p250-2fgg144

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Your valuable IP is protected with industry-standard security, making remote ISP possible. A ProASIC3 device provides the best available security for programmable logic designs.

### Single Chip

Flash-based FPGAs store their configuration information in on-chip flash cells. Once programmed, the configuration data is an inherent part of the FPGA structure, and no external configuration data needs to be loaded at system power-up (unlike SRAM-based FPGAs). Therefore, flash-based ProASIC3 FPGAs do not require system configuration components such as EEPROMs or microcontrollers to load device configuration data. This reduces bill-of-materials costs and PCB area, and increases security and system reliability.

#### Instant On

Flash-based ProASIC3 devices support Level 0 of the Instant On classification standard. This feature helps in system component initialization, execution of critical tasks before the processor wakes up, setup and configuration of memory blocks, clock generation, and bus activity management. The Instant On feature of flash-based ProASIC3 devices greatly simplifies total system design and reduces total system cost, often eliminating the need for CPLDs and clock generation PLLs that are used for these purposes in a system. In addition, glitches and brownouts in system power will not corrupt the ProASIC3 device's flash configuration, and unlike SRAM-based FPGAs, the device will not have to be reloaded when system power is restored. This enables the reduction or complete removal of the configuration PROM, expensive voltage monitor, brownout detection, and clock generator devices from the PCB design. Flash-based ProASIC3 devices simplify total system design and reduce cost and design risk while increasing system reliability and improving system initialization time.

#### Firm Errors

Firm errors occur most commonly when high-energy neutrons, generated in the upper atmosphere, strike a configuration cell of an SRAM FPGA. The energy of the collision can change the state of the configuration cell and thus change the logic, routing, or I/O behavior in an unpredictable way. These errors are impossible to prevent in SRAM FPGAs. The consequence of this type of error can be a complete system failure. Firm errors do not exist in the configuration memory of ProASIC3 flash-based FPGAs. Once it is programmed, the flash cell configuration element of ProASIC3 FPGAs cannot be altered by high-energy neutrons and is therefore immune to them. Recoverable (or soft) errors occur in the user data SRAM of all FPGA devices. These can easily be mitigated by using error detection and correction (EDAC) circuitry built into the FPGA fabric.

#### Low Power

Flash-based ProASIC3 devices exhibit power characteristics similar to an ASIC, making them an ideal choice for power-sensitive applications. ProASIC3 devices have only a very limited power-on current surge and no high-current transition period, both of which occur on many FPGAs.

ProASIC3 devices also have low dynamic power consumption to further maximize power savings.



The absolute maximum junction temperature is 100°C. EQ 1 shows a sample calculation of the absolute maximum power dissipation allowed for a 484-pin FBGA package at commercial temperature and in still air.

$$\text{Maximum Power Allowed } = \frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta_{ja}(°\text{C/W})} = \frac{100°\text{C} - 70°\text{C}}{20.5°\text{C/W}} = 1.463~\dot{\text{W}}$$

EQ 1

Table 2-5 • Package Thermal Resistivities

					$\theta_{ja}$		
Package Type	Device	Pin Count	$\theta_{ extsf{jc}}$	Still Air	200 ft/min	500 ft/min	Units
Quad Flat No Lead	A3P030	132	0.4	21.4	16.8	15.3	°C/W
	A3P060	132	0.3	21.2	16.6	15.0	°C/W
	A3P125	132	0.2	21.1	16.5	14.9	°C/W
	A3P250	132	0.1	21.0	16.4	14.8	°C/W
Very Thin Quad Flat Pack (VQFP)	All devices	100	10.0	35.3	29.4	27.1	°C/W
Thin Quad Flat Pack (TQFP)	All devices	144	11.0	33.5	28.0	25.7	°C/W
Plastic Quad Flat Pack (PQFP)	All devices	208	8.0	26.1	22.5	20.8	°C/W
Fine Pitch Ball Grid Array (FBGA)	See note*	144	3.8	26.9	22.9	21.5	°C/W
	See note*	256	3.8	26.6	22.8	21.5	°C/W
	See note*	484	3.2	20.5	17.0	15.9	°C/W
	A3P1000	144	6.3	31.6	26.2	24.2	°C/W
	A3P1000	256	6.6	28.1	24.4	22.7	°C/W
	A3P1000	484	8.0	23.3	19.0	16.7	°C/W

Note: \*This information applies to all ProASIC3 devices except the A3P1000. Detailed device/package thermal information will be available in future revisions of the datasheet.

### Temperature and Voltage Derating Factors

Table 2-6 • Temperature and Voltage Derating Factors for Timing Delays (normalized to T<sub>.J</sub> = 70°C, VCC = 1.425 V)

Array Voltage VCC		,	Junction Tem	perature (°C	)	
(V)	-40°C	0°C	25°C	70°C	85°C	100°C
1.425	0.88	0.93	0.95	1.00	1.02	1.04
1.500	0.83	0.88	0.90	0.95	0.96	0.98
1.575	0.80	0.84	0.87	0.91	0.93	0.94



## **User I/O Characteristics**

# **Timing Model**




Figure 2-3 • Timing Model
Operating Conditions: -2 Speed, Commercial Temperature Range (T<sub>J</sub> = 70°C), Worst Case
VCC = 1.425 V

2-15 Revision 18






Figure 2-4 • Input Buffer Timing Model and Delays (Example)



# Summary of I/O Timing Characteristics – Default I/O Software Settings

### Table 2-22 • Summary of AC Measuring Points

Standard	Measuring Trip Point (V <sub>trip</sub> )
3.3 V LVTTL / 3.3 V LVCMOS	1.4 V
3.3 V LVCMOS Wide Range	1.4 V
2.5 V LVCMOS	1.2 V
1.8 V LVCMOS	0.90 V
1.5 V LVCMOS	0.75 V
3.3 V PCI	0.285 * VCCI (RR)
	0.615 * VCCI (FF)
3.3 V PCI-X	0.285 * VCCI (RR)
	0.615 * VCCI (FF)

### Table 2-23 • I/O AC Parameter Definitions

Parameter	Parameter Definition
t <sub>DP</sub>	Data to Pad delay through the Output Buffer
t <sub>PY</sub>	Pad to Data delay through the Input Buffer
t <sub>DOUT</sub>	Data to Output Buffer delay through the I/O interface
t <sub>EOUT</sub>	Enable to Output Buffer Tristate Control delay through the I/O interface
t <sub>DIN</sub>	Input Buffer to Data delay through the I/O interface
t <sub>HZ</sub>	Enable to Pad delay through the Output Buffer—High to Z
t <sub>ZH</sub>	Enable to Pad delay through the Output Buffer—Z to High
t <sub>LZ</sub>	Enable to Pad delay through the Output Buffer—Low to Z
t <sub>ZL</sub>	Enable to Pad delay through the Output Buffer—Z to Low
t <sub>ZHS</sub>	Enable to Pad delay through the Output Buffer with delayed enable—Z to High
t <sub>ZLS</sub>	Enable to Pad delay through the Output Buffer with delayed enable—Z to Low



Table 2-45 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Standard I/O Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
	-2	0.49	3.29	0.03	0.75	0.32	3.36	2.80	1.79	2.01	ns

#### Notes:

- 1. Software default selection highlighted in gray.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-46 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V

Applicable to Standard I/O Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
2 mA	Std.	0.66	9.46	0.04	1.00	0.43	9.64	8.54	2.07	2.04	ns
	-1	0.56	8.05	0.04	0.85	0.36	8.20	7.27	1.76	1.73	ns
	-2	0.49	7.07	0.03	0.75	0.32	7.20	6.38	1.55	1.52	ns
4 mA	Std.	0.66	9.46	0.04	1.00	0.43	9.64	8.54	2.07	2.04	ns
	-1	0.56	8.05	0.04	0.85	0.36	8.20	7.27	1.76	1.73	ns
	-2	0.49	7.07	0.03	0.75	0.32	7.20	6.38	1.55	1.52	ns
6 mA	Std.	0.66	6.57	0.04	1.00	0.43	6.69	5.98	2.40	2.57	ns
	-1	0.56	5.59	0.04	0.85	0.36	5.69	5.09	2.04	2.19	ns
	-2	0.49	4.91	0.03	0.75	0.32	5.00	4.47	1.79	1.92	ns
8 mA	Std.	0.66	6.57	0.04	1.00	0.43	6.69	5.98	2.40	2.57	ns
	-1	0.56	5.59	0.04	0.85	0.36	5.69	5.09	2.04	2.19	ns
	-2	0.49	4.91	0.03	0.75	0.32	5.00	4.47	1.79	1.92	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



Table 2-73 • 1.8 V LVCMOS Low Slew

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V

Applicable to Standard Plus I/O Banks

		r					r						r
Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zhs</sub>	Units
2 mA	Std.	0.66	14.80	0.04	1.20	0.43	13.49	14.80	2.25	1.46	15.73	17.04	ns
	-1	0.56	12.59	0.04	1.02	0.36	11.48	12.59	1.91	1.25	13.38	14.49	ns
	-2	0.49	11.05	0.03	0.90	0.32	10.08	11.05	1.68	1.09	11.75	12.72	ns
4 mA	Std.	0.66	9.90	0.04	1.20	0.43	9.73	9.90	2.65	2.50	11.97	12.13	ns
	-1	0.56	8.42	0.04	1.02	0.36	8.28	8.42	2.26	2.12	10.18	10.32	ns
	-2	0.49	7.39	0.03	0.90	0.32	7.27	7.39	1.98	1.86	8.94	9.06	ns
6 mA	Std.	0.66	7.44	0.04	1.20	0.43	7.58	7.32	2.94	2.99	9.81	9.56	ns
	-1	0.56	6.33	0.04	1.02	0.36	6.44	6.23	2.50	2.54	8.35	8.13	ns
	-2	0.49	5.55	0.03	0.90	0.32	5.66	5.47	2.19	2.23	7.33	7.14	ns
8 mA	Std.	0.66	7.44	0.04	1.20	0.43	7.58	7.32	2.94	2.99	9.81	9.56	ns
	<b>–</b> 1	0.56	6.33	0.04	1.02	0.36	6.44	6.23	2.50	2.54	8.35	8.13	ns
	-2	0.49	5.55	0.03	0.90	0.32	5.66	5.47	2.19	2.23	7.33	7.14	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-74 • 1.8 V LVCMOS High Slew
Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V
Applicable to Standard I/O Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
2 mA	Std.	0.66	11.21	0.04	1.20	0.43	8.53	11.21	1.99	1.21	ns
	-1	0.56	9.54	0.04	1.02	0.36	7.26	9.54	1.69	1.03	ns
	-2	0.49	8.37	0.03	0.90	0.32	6.37	8.37	1.49	0.90	ns
4 mA	Std.	0.66	6.34	0.04	1.20	0.43	5.38	6.34	2.41	2.48	ns
	-1	0.56	5.40	0.04	1.02	0.36	4.58	5.40	2.05	2.11	ns
	-2	0.49	4.74	0.03	0.90	0.32	4.02	4.74	1.80	1.85	ns

#### Notes:

- 1. Software default selection highlighted in gray.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



Table 2-83 • 1.5 V LVCMOS Low Slew

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V

Applicable to Standard Plus I/O Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>ZHS</sub>	Units
2 mA	Std.	0.66	12.08	0.04	1.42	0.43	12.01	12.08	2.72	2.43	14.24	14.31	ns
	<b>–</b> 1	0.56	10.27	0.04	1.21	0.36	10.21	10.27	2.31	2.06	12.12	12.18	ns
	-2	0.49	9.02	0.03	1.06	0.32	8.97	9.02	2.03	1.81	10.64	10.69	ns
4 mA	Std.	0.66	9.28	0.04	1.42	0.43	9.45	8.91	3.04	3.00	11.69	11.15	ns
	-1	0.56	7.89	0.04	1.21	0.36	8.04	7.58	2.58	2.55	9.94	9.49	ns
	-2	0.49	6.93	0.03	1.06	0.32	7.06	6.66	2.27	2.24	8.73	8.33	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-84 • 1.5 V LVCMOS High Slew

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V

Applicable to Standard I/O Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
2 mA	Std.	0.66	7.65	0.04	1.42	0.43	6.31	7.65	2.45	2.45	ns
	-1	0.56	6.50	0.04	1.21	0.36	5.37	6.50	2.08	2.08	ns
	-2	0.49	5.71	0.03	1.06	0.32	4.71	5.71	1.83	1.83	ns

#### Notes:

- 1. Software default selection highlighted in gray.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-85 • 1.5 V LVCMOS Low Slew

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V

Applicable to Standard I/O Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
2 mA	Std.	0.66	12.33	0.04	1.42	0.43	11.79	12.33	2.45	2.32	ns
	-1	0.56	10.49	0.04	1.21	0.36	10.03	10.49	2.08	1.98	ns
	-2	0.49	9.21	0.03	1.06	0.32	8.81	9.21	1.83	1.73	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2-63 Revision 18



Table 2-97 • Parameter Definition and Measuring Nodes

Parameter Name	Parameter Definition	Measuring Nodes (from, to)*
t <sub>oclk</sub> Q	Clock-to-Q of the Output Data Register	HH, DOUT
tosup	Data Setup Time for the Output Data Register	FF, HH
t <sub>OHD</sub>	Data Hold Time for the Output Data Register	FF, HH
t <sub>OSUE</sub>	Enable Setup Time for the Output Data Register	GG, HH
t <sub>OHE</sub>	Enable Hold Time for the Output Data Register	GG, HH
t <sub>OCLR2Q</sub>	Asynchronous Clear-to-Q of the Output Data Register	LL, DOUT
t <sub>OREMCLR</sub>	Asynchronous Clear Removal Time for the Output Data Register	LL, HH
torecclr	Asynchronous Clear Recovery Time for the Output Data Register	LL, HH
t <sub>OECLKQ</sub>	Clock-to-Q of the Output Enable Register	HH, EOUT
t <sub>OESUD</sub>	Data Setup Time for the Output Enable Register	JJ, HH
t <sub>OEHD</sub>	Data Hold Time for the Output Enable Register	JJ, HH
toesue	Enable Setup Time for the Output Enable Register	KK, HH
t <sub>OEHE</sub>	Enable Hold Time for the Output Enable Register	KK, HH
t <sub>OECLR2Q</sub>	Asynchronous Clear-to-Q of the Output Enable Register	II, EOUT
toeremclr	Asynchronous Clear Removal Time for the Output Enable Register	II, HH
toerecclr	Asynchronous Clear Recovery Time for the Output Enable Register	II, HH
t <sub>ICLKQ</sub>	Clock-to-Q of the Input Data Register	AA, EE
t <sub>ISUD</sub>	Data Setup Time for the Input Data Register	CC, AA
t <sub>IHD</sub>	Data Hold Time for the Input Data Register	CC, AA
t <sub>ISUE</sub>	Enable Setup Time for the Input Data Register	BB, AA
t <sub>IHE</sub>	Enable Hold Time for the Input Data Register	BB, AA
t <sub>ICLR2Q</sub>	Asynchronous Clear-to-Q of the Input Data Register	DD, EE
t <sub>IREMCLR</sub>	Asynchronous Clear Removal Time for the Input Data Register	DD, AA
t <sub>IRECCLR</sub>	Asynchronous Clear Recovery Time for the Input Data Register	DD, AA

Note: \*See Figure 2-16 on page 2-71 for more information.



Table 2-119 • FIFO (for A3P250 only, aspect-ratio-dependent) Worst Commercial-Case Conditions:  $T_J = 70^{\circ}$ C, VCC = 1.425 V

Parameter	Description	-2	<b>–1</b>	Std.	Units
t <sub>ENS</sub>	REN, WEN Setup Time	3.26	3.71	4.36	ns
t <sub>ENH</sub>	REN, WEN Hold Time	0.00	0.00	0.00	ns
t <sub>BKS</sub>	BLK Setup Time	0.19	0.22	0.26	ns
t <sub>BKH</sub>	BLK Hold Time	0.00	0.00	0.00	ns
t <sub>DS</sub>	Input Data (WD) Setup Time	0.18	0.21	0.25	ns
t <sub>DH</sub>	Input Data (WD) Hold Time	0.00	0.00	0.00	ns
t <sub>CKQ1</sub>	Clock High to New Data Valid on RD (flow-through)	2.17	2.47	2.90	ns
t <sub>CKQ2</sub>	Clock High to New Data Valid on RD (pipelined)	0.94	1.07	1.26	ns
t <sub>RCKEF</sub>	RCLK High to Empty Flag Valid	1.72	1.96	2.30	ns
t <sub>WCKFF</sub>	WCLK High to Full Flag Valid	1.63	1.86	2.18	ns
t <sub>CKAF</sub>	Clock High to Almost Empty/Full Flag Valid	6.19	7.05	8.29	ns
t <sub>RSTFG</sub>	RESET Low to Empty/Full Flag Valid	1.69	1.93	2.27	ns
t <sub>RSTAF</sub>	RESET Low to Almost Empty/Full Flag Valid	6.13	6.98	8.20	ns
t <sub>RSTBQ</sub>	RESET Low to Data Out Low on RD (flow-through)	0.92	1.05	1.23	ns
	RESET Low to Data Out Low on RD (pipelined)	0.92	1.05	1.23	ns
t <sub>REMRSTB</sub>	RESET Removal	0.29	0.33	0.38	ns
t <sub>RECRSTB</sub>	RESET Recovery	1.50	1.71	2.01	ns
t <sub>MPWRSTB</sub>	RESET Minimum Pulse Width	0.21	0.24	0.29	ns
t <sub>CYC</sub>	Clock Cycle Time	3.23	3.68	4.32	ns
F <sub>MAX</sub>	Maximum Frequency for FIFO	310	272	231	MHz

2-103 Revision 18



Table 2-121 • A3P250 FIFO 1k×4 Worst Commercial-Case Conditions:  $T_J = 70$ °C, VCC = 1.425 V

Parameter	Description	-2	-1	Std.	Units
t <sub>ENS</sub>	REN, WEN Setup Time	4.05	4.61	5.42	ns
t <sub>ENH</sub>	REN, WEN Hold Time	0.00	0.00	0.00	ns
t <sub>BKS</sub>	BLK Setup Time	0.19	0.22	0.26	ns
t <sub>BKH</sub>	BLK Hold Time	0.00	0.00	0.00	ns
t <sub>DS</sub>	Input Data (WD) Setup Time	0.18	0.21	0.25	ns
t <sub>DH</sub>	Input Data (WD) Hold Time	0.00	0.00	0.00	ns
t <sub>CKQ1</sub>	Clock High to New Data Valid on RD (flow-through)	2.36	2.68	3.15	ns
t <sub>CKQ2</sub>	Clock High to New Data Valid on RD (pipelined)	0.89	1.02	1.20	ns
t <sub>RCKEF</sub>	RCLK High to Empty Flag Valid	1.72	1.96	2.30	ns
t <sub>WCKFF</sub>	WCLK High to Full Flag Valid	1.63	1.86	2.18	ns
t <sub>CKAF</sub>	Clock High to Almost Empty/Full Flag Valid	6.19	7.05	8.29	ns
t <sub>RSTFG</sub>	RESET Low to Empty/Full Flag Valid	1.69	1.93	2.27	ns
t <sub>RSTAF</sub>	RESET Low to Almost Empty/Full Flag Valid	6.13	6.98	8.20	ns
t <sub>RSTBQ</sub>	RESET Low to Data Out Low on RD (flow-through)	0.92	1.05	1.23	ns
	RESET Low to Data Out Low on RD (pipelined)	0.92	1.05	1.23	ns
t <sub>REMRSTB</sub>	RESET Removal	0.29	0.33	0.38	ns
t <sub>RECRSTB</sub>	RESET Recovery	1.50	1.71	2.01	ns
t <sub>MPWRSTB</sub>	RESET Minimum Pulse Width	0.21	0.24	0.29	ns
t <sub>CYC</sub>	Clock Cycle Time	3.23	3.68	4.32	ns
F <sub>MAX</sub>	Maximum Frequency for FIFO	310	272	231	MHz

2-105 Revision 18



01140		
QN48		
Pin Number	A3P030 Function	
1	IO82RSB1	
2	GEC0/IO73RSB1	
3	GEA0/IO72RSB1	
4	GEB0/IO71RSB1	
5	GND	
6	VCCIB1	
7	IO68RSB1	
8	IO67RSB1	
9	IO66RSB1	
10	IO65RSB1	
11	IO64RSB1	
12	IO62RSB1	
13	IO61RSB1	
14	IO60RSB1	
15	IO57RSB1	
16	IO55RSB1	
17	IO53RSB1	
18	VCC	
19	VCCIB1	
20	IO46RSB1	
21	IO42RSB1	
22	TCK	
23	TDI	
24	TMS	
25	VPUMP	
26	TDO	
27	TRST	
28	VJTAG	
29	IO38RSB0	
30	GDB0/IO34RSB0	
31	GDA0/IO33RSB0	
32	GDC0/IO32RSB0	
33	VCCIB0	
34	GND	
35	VCC	
36	IO25RSB0	

QN48		
Pin Number	A3P030 Function	
37	IO24RSB0	
38	IO22RSB0	
39	IO20RSB0	
40	IO18RSB0	
41	IO16RSB0	
42	IO14RSB0	
43	IO10RSB0	
44	IO08RSB0	
45	IO06RSB0	
46	IO04RSB0	
47	IO02RSB0	
48	IO00RSB0	

4-2 Revision 18



QN132		
Pin Number	A3P030 Function	
A1	IO01RSB1	
A2	IO81RSB1	
A3	NC	
A4	IO80RSB1	
A5	GEC0/IO77RSB1	
A6	NC	
A7	GEB0/IO75RSB1	
A8	IO73RSB1	
A9	NC	
A10	VCC	
A11	IO71RSB1	
A12	IO68RSB1	
A13	IO63RSB1	
A14	IO60RSB1	
A15	NC	
A16	IO59RSB1	
A17	IO57RSB1	
A18	VCC	
A19	IO54RSB1	
A20	IO52RSB1	
A21	IO49RSB1	
A22	IO48RSB1	
A23	IO47RSB1	
A24	TDI	
A25	TRST	
A26	IO44RSB0	
A27	NC	
A28	IO43RSB0	
A29	IO42RSB0	
A30	IO40RSB0	
A31	IO39RSB0	
A32	GDC0/IO36RSB0	
A33	NC	
A34	VCC	
A35	IO34RSB0	
A36	IO31RSB0	

QN132		
Pin Number	A3P030 Function	
A37	IO26RSB0	
A38	IO23RSB0	
A39	NC	
A40	IO22RSB0	
A41	IO20RSB0	
A42	IO18RSB0	
A43	VCC	
A44	IO15RSB0	
A45	IO12RSB0	
A46	IO10RSB0	
A47	IO09RSB0	
A48	IO06RSB0	
B1	IO02RSB1	
B2	IO82RSB1	
В3	GND	
B4	IO79RSB1	
B5	NC	
В6	GND	
В7	IO74RSB1	
B8	NC	
В9	GND	
B10	IO70RSB1	
B11	IO67RSB1	
B12	IO64RSB1	
B13	IO61RSB1	
B14	GND	
B15	IO58RSB1	
B16	IO56RSB1	
B17	GND	
B18	IO53RSB1	
B19	IO50RSB1	
B20	GND	
B21	IO46RSB1	
B22	TMS	
B23	TDO	
B24	IO45RSB0	

QN132		
Pin Number	A3P030 Function	
B25	GND	
B26	NC	
B27	IO41RSB0	
B28	GND	
B29	GDA0/IO37RSB0	
B30	NC	
B31	GND	
B32	IO33RSB0	
B33	IO30RSB0	
B34	IO27RSB0	
B35	IO24RSB0	
B36	GND	
B37	IO21RSB0	
B38	IO19RSB0	
B39	GND	
B40	IO16RSB0	
B41	IO13RSB0	
B42	GND	
B43	IO08RSB0	
B44	IO05RSB0	
C1	IO03RSB1	
C2	IO00RSB1	
C3	NC	
C4	IO78RSB1	
C5	GEA0/IO76RSB1	
C6	NC	
C7	NC	
C8	VCCIB1	
C9	IO69RSB1	
C10	IO66RSB1	
C11	IO65RSB1	
C12	IO62RSB1	
C13	NC	
C14	NC	
C15	IO55RSB1	
C16	VCCIB1	




QN132		
Pin Number	A3P060 Function	
C17	IO57RSB1	
C18	NC	
C19	TCK	
C20	VMV1	
C21	VPUMP	
C22	VJTAG	
C23	VCCIB0	
C24	NC	
C25	NC	
C26	GCA1/IO42RSB0	
C27	GCC0/IO39RSB0	
C28	VCCIB0	
C29	IO29RSB0	
C30	GNDQ	
C31	GBA1/IO27RSB0	
C32	GBB0/IO24RSB0	
C33	VCC	
C34	IO19RSB0	
C35	IO16RSB0	
C36	IO13RSB0	
C37	GAC1/IO10RSB0	
C38	NC	
C39	GAA0/IO05RSB0	
C40	VMV0	
D1	GND	
D2	GND	
D3	GND	
D4	GND	

4-10 Revision 18



# **VQ100 – Top View**



### Note

For more information on package drawings, see *PD3068: Package Mechanical Drawings*.

4-18 Revision 18



FG256		
Pin Number	A3P400 Function	
P9	IO98RSB2	
P10	IO95RSB2	
P11	IO88RSB2	
P12	IO84RSB2	
P13	TCK	
P14	VPUMP	
P15	TRST	
P16	GDA0/IO79VDB1	
R1	GEA1/IO135PDB3	
R2	GEA0/IO135NDB3	
R3	IO127RSB2	
R4	GEC2/IO132RSB2	
R5	IO123RSB2	
R6	IO118RSB2	
R7	IO112RSB2	
R8	IO106RSB2	
R9	IO100RSB2	
R10	IO96RSB2	
R11	IO89RSB2	
R12	IO85RSB2	
R13	GDB2/IO81RSB2	
R14	TDI	
R15	NC	
R16	TDO	
T1	GND	
T2	IO126RSB2	
Т3	GEB2/IO133RSB2	
T4	IO124RSB2	
T5	IO116RSB2	
T6	IO113RSB2	
T7	IO107RSB2	
Т8	IO105RSB2	
Т9	IO102RSB2	
T10	IO97RSB2	
T11	IO92RSB2	
T12	GDC2/IO82RSB2	

FG256		
Pin Number A3P400 Function		
T13	IO86RSB2	
T14	GDA2/IO80RSB2	
T15	TMS	
T16	GND	

4-58 Revision 18



Pin Number         A3P1000 Function           Y15         VCC           Y16         NC           Y17         NC           Y18         GND           Y19         NC           Y20         NC           Y21         NC           Y22         VCCIB1           AA1         GND           AA2         VCCIB3           AA3         NC           AA4         IO181RSB2           AA5         IO178RSB2           AA6         IO175RSB2           AA7         IO169RSB2           AA8         IO160RSB2           AA9         IO160RSB2           AA10         IO152RSB2           AA11         IO146RSB2           AA12         IO139RSB2           AA13         IO133RSB2           AA14         NC           AA15         NC           AA16         IO122RSB2           AA17         IO119RSB2           AA18         IO117RSB2           AA19         NC           AA20         NC           AA21         VCCIB1           AA22         GND           AB1         G	FG484		
Y15         VCC           Y16         NC           Y17         NC           Y18         GND           Y19         NC           Y20         NC           Y21         NC           Y22         VCCIB1           AA1         GND           AA2         VCCIB3           AA3         NC           AA4         IO181RSB2           AA5         IO178RSB2           AA6         IO175RSB2           AA7         IO169RSB2           AA8         IO160RSB2           AA9         IO160RSB2           AA10         IO152RSB2           AA11         IO146RSB2           AA12         IO139RSB2           AA13         IO133RSB2           AA14         NC           AA15         NC           AA16         IO122RSB2           AA17         IO119RSB2           AA18         IO117RSB2           AA19         NC           AA20         NC           AA21         VCCIB1           AA22         GND           AB1         GND           AB2         GND	Pin Number	A3P1000 Function	
Y16         NC           Y17         NC           Y18         GND           Y19         NC           Y20         NC           Y21         NC           Y22         VCCIB1           AA1         GND           AA2         VCCIB3           AA3         NC           AA4         IO181RSB2           AA5         IO178RSB2           AA6         IO175RSB2           AA7         IO169RSB2           AA8         IO160RSB2           AA9         IO160RSB2           AA10         IO152RSB2           AA11         IO146RSB2           AA12         IO139RSB2           AA13         IO133RSB2           AA14         NC           AA15         NC           AA16         IO122RSB2           AA17         IO119RSB2           AA18         IO117RSB2           AA19         NC           AA20         NC           AA21         VCCIB1           AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2			
Y17         NC           Y18         GND           Y19         NC           Y20         NC           Y21         NC           Y22         VCCIB1           AA1         GND           AA2         VCCIB3           AA3         NC           AA4         IO181RSB2           AA5         IO178RSB2           AA6         IO175RSB2           AA7         IO169RSB2           AA8         IO160RSB2           AA9         IO160RSB2           AA10         IO152RSB2           AA11         IO146RSB2           AA12         IO139RSB2           AA13         IO133RSB2           AA14         NC           AA15         NC           AA16         IO122RSB2           AA17         IO119RSB2           AA18         IO117RSB2           AA19         NC           AA20         NC           AA21         VCCIB1           AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2			
Y18         GND           Y19         NC           Y20         NC           Y21         NC           Y22         VCCIB1           AA1         GND           AA2         VCCIB3           AA3         NC           AA4         IO181RSB2           AA5         IO178RSB2           AA6         IO175RSB2           AA7         IO169RSB2           AA8         IO160RSB2           AA9         IO160RSB2           AA10         IO152RSB2           AA11         IO146RSB2           AA12         IO139RSB2           AA13         IO133RSB2           AA14         NC           AA15         NC           AA16         IO122RSB2           AA17         IO119RSB2           AA18         IO117RSB2           AA19         NC           AA20         NC           AA21         VCCIB1           AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2			
Y19         NC           Y20         NC           Y21         NC           Y22         VCCIB1           AA1         GND           AA2         VCCIB3           AA3         NC           AA4         IO181RSB2           AA5         IO178RSB2           AA6         IO175RSB2           AA7         IO169RSB2           AA8         IO160RSB2           AA9         IO160RSB2           AA10         IO152RSB2           AA11         IO146RSB2           AA12         IO139RSB2           AA13         IO133RSB2           AA14         NC           AA15         NC           AA16         IO122RSB2           AA17         IO119RSB2           AA18         IO117RSB2           AA19         NC           AA20         NC           AA21         VCCIB1           AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2		_	
Y20         NC           Y21         NC           Y22         VCCIB1           AA1         GND           AA2         VCCIB3           AA3         NC           AA4         IO181RSB2           AA5         IO178RSB2           AA6         IO175RSB2           AA7         IO169RSB2           AA8         IO160RSB2           AA9         IO160RSB2           AA10         IO152RSB2           AA11         IO146RSB2           AA12         IO139RSB2           AA13         IO133RSB2           AA14         NC           AA15         NC           AA16         IO122RSB2           AA17         IO119RSB2           AA18         IO117RSB2           AA19         NC           AA20         NC           AA21         VCCIB1           AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2	_	_	
Y21         NC           Y22         VCCIB1           AA1         GND           AA2         VCCIB3           AA3         NC           AA4         IO181RSB2           AA5         IO178RSB2           AA6         IO175RSB2           AA7         IO169RSB2           AA8         IO166RSB2           AA9         IO160RSB2           AA10         IO152RSB2           AA11         IO146RSB2           AA12         IO139RSB2           AA13         IO133RSB2           AA14         NC           AA15         NC           AA16         IO122RSB2           AA17         IO119RSB2           AA18         IO117RSB2           AA19         NC           AA20         NC           AA21         VCCIB1           AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2		_	
Y22         VCCIB1           AA1         GND           AA2         VCCIB3           AA3         NC           AA4         IO181RSB2           AA5         IO178RSB2           AA6         IO175RSB2           AA7         IO169RSB2           AA8         IO166RSB2           AA9         IO160RSB2           AA10         IO152RSB2           AA11         IO146RSB2           AA12         IO139RSB2           AA13         IO133RSB2           AA14         NC           AA15         NC           AA16         IO122RSB2           AA17         IO119RSB2           AA18         IO117RSB2           AA19         NC           AA20         NC           AA21         VCCIB1           AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2	_		
AA1 GND  AA2 VCCIB3  AA3 NC  AA4 IO181RSB2  AA5 IO178RSB2  AA6 IO175RSB2  AA7 IO169RSB2  AA8 IO166RSB2  AA9 IO160RSB2  AA10 IO152RSB2  AA11 IO146RSB2  AA12 IO139RSB2  AA12 IO139RSB2  AA14 NC  AA15 NC  AA16 IO122RSB2  AA17 IO119RSB2  AA18 IO117RSB2  AA19 NC  AA20 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2		_	
AA2 VCCIB3  AA3 NC  AA4 IO181RSB2  AA5 IO178RSB2  AA6 IO175RSB2  AA7 IO169RSB2  AA8 IO166RSB2  AA9 IO160RSB2  AA10 IO152RSB2  AA11 IO146RSB2  AA12 IO139RSB2  AA12 IO139RSB2  AA14 NC  AA15 NC  AA16 IO122RSB2  AA17 IO119RSB2  AA18 IO117RSB2  AA19 NC  AA20 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2			
AA3 NC  AA4 IO181RSB2  AA5 IO178RSB2  AA6 IO175RSB2  AA7 IO169RSB2  AA8 IO166RSB2  AA9 IO160RSB2  AA10 IO152RSB2  AA11 IO146RSB2  AA12 IO139RSB2  AA12 IO139RSB2  AA14 NC  AA15 NC  AA16 IO122RSB2  AA17 IO119RSB2  AA18 IO117RSB2  AA19 NC  AA20 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2		-	
AA4 IO181RSB2 AA5 IO178RSB2 AA6 IO175RSB2 AA7 IO169RSB2 AA8 IO166RSB2 AA9 IO160RSB2 AA10 IO152RSB2 AA11 IO146RSB2 AA12 IO139RSB2 AA12 IO139RSB2 AA14 NC AA15 NC AA16 IO122RSB2 AA17 IO119RSB2 AA18 IO117RSB2 AA19 NC AA20 NC AA20 NC AA21 VCCIB1 AA22 GND AB1 GND AB2 GND AB3 VCCIB2			
AA5 IO178RSB2 AA6 IO175RSB2 AA7 IO169RSB2 AA8 IO166RSB2 AA9 IO160RSB2 AA10 IO152RSB2 AA11 IO146RSB2 AA12 IO139RSB2 AA13 IO133RSB2 AA14 NC AA15 NC AA16 IO122RSB2 AA17 IO119RSB2 AA18 IO117RSB2 AA19 NC AA20 NC AA20 NC AA21 VCCIB1 AA22 GND AB1 GND AB2 GND AB3 VCCIB2			
AA6 IO175RSB2 AA7 IO169RSB2 AA8 IO166RSB2 AA9 IO160RSB2 AA10 IO152RSB2 AA11 IO146RSB2 AA12 IO139RSB2 AA13 IO133RSB2 AA14 NC AA15 NC AA16 IO122RSB2 AA17 IO119RSB2 AA18 IO117RSB2 AA19 NC AA20 NC AA20 NC AA21 VCCIB1 AA22 GND AB1 GND AB2 GND AB3 VCCIB2	AA5		
AA7 IO169RSB2  AA8 IO166RSB2  AA9 IO160RSB2  AA10 IO152RSB2  AA11 IO146RSB2  AA12 IO139RSB2  AA13 IO133RSB2  AA14 NC  AA15 NC  AA16 IO122RSB2  AA17 IO119RSB2  AA18 IO117RSB2  AA19 NC  AA20 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2	_		
AA8 IO166RSB2  AA9 IO160RSB2  AA10 IO152RSB2  AA11 IO146RSB2  AA12 IO139RSB2  AA13 IO133RSB2  AA14 NC  AA15 NC  AA16 IO122RSB2  AA17 IO119RSB2  AA18 IO117RSB2  AA19 NC  AA20 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2			
AA9 IO160RSB2 AA10 IO152RSB2 AA11 IO146RSB2 AA12 IO139RSB2 AA13 IO133RSB2 AA14 NC AA15 NC AA16 IO122RSB2 AA17 IO119RSB2 AA18 IO117RSB2 AA19 NC AA20 NC AA20 NC AA21 VCCIB1 AA22 GND AB1 GND AB2 GND AB3 VCCIB2			
AA11 IO146RSB2  AA12 IO139RSB2  AA13 IO133RSB2  AA14 NC  AA15 NC  AA16 IO122RSB2  AA17 IO119RSB2  AA18 IO117RSB2  AA19 NC  AA20 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2	_		
AA12 IO139RSB2  AA13 IO133RSB2  AA14 NC  AA15 NC  AA16 IO122RSB2  AA17 IO119RSB2  AA18 IO117RSB2  AA19 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2	AA10	IO152RSB2	
AA12 IO139RSB2  AA13 IO133RSB2  AA14 NC  AA15 NC  AA16 IO122RSB2  AA17 IO119RSB2  AA18 IO117RSB2  AA19 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2	AA11	IO146RSB2	
AA14 NC  AA15 NC  AA16 IO122RSB2  AA17 IO119RSB2  AA18 IO117RSB2  AA19 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2		IO139RSB2	
AA15 NC  AA16 IO122RSB2  AA17 IO119RSB2  AA18 IO117RSB2  AA19 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2	AA13	IO133RSB2	
AA16 IO122RSB2  AA17 IO119RSB2  AA18 IO117RSB2  AA19 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2	AA14	NC	
AA17 IO119RSB2  AA18 IO117RSB2  AA19 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2	AA15	NC	
AA18 IO117RSB2  AA19 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2	AA16	IO122RSB2	
AA19 NC  AA20 NC  AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2	AA17	IO119RSB2	
AA20         NC           AA21         VCCIB1           AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2	AA18	IO117RSB2	
AA21 VCCIB1  AA22 GND  AB1 GND  AB2 GND  AB3 VCCIB2	AA19	NC	
AA22         GND           AB1         GND           AB2         GND           AB3         VCCIB2	AA20	NC	
AB1 GND AB2 GND AB3 VCCIB2	AA21	VCCIB1	
AB2 GND AB3 VCCIB2	AA22	GND	
AB3 VCCIB2	AB1	GND	
	AB2	GND	
AB4 IO180RSB2	AB3	VCCIB2	
	AB4	IO180RSB2	
AB5 IO176RSB2	AB5	IO176RSB2	
AB6 IO173RSB2	AB6	IO173RSB2	

FG484		
Pin Number	A3P1000 Function	
AB7	IO167RSB2	
AB8	IO162RSB2	
AB9	IO156RSB2	
AB10	IO150RSB2	
AB11	IO145RSB2	
AB12	IO144RSB2	
AB13	IO132RSB2	
AB14	IO127RSB2	
AB15	IO126RSB2	
AB16	IO123RSB2	
AB17	IO121RSB2	
AB18	IO118RSB2	
AB19	NC	
AB20	VCCIB2	
AB21	GND	
AB22	GND	

4-80 Revision 18



Revision	Changes	Page
Revision 13 (January 2013)	The "ProASIC3 Ordering Information" section has been updated to mention "Y" as "Blank" mentioning "Device Does Not Include License to Implement IP Based on the Cryptography Research, Inc. (CRI) Patent Portfolio" (SAR 43104).	1-IV
	Added a note to Table 2-2 • Recommended Operating Conditions 1 (SAR 43644): The programming temperature range supported is $T_{ambient} = 0^{\circ}C$ to 85°C.	2-2
	The note in Table 2-115 • ProASIC3 CCC/PLL Specification referring the reader to SmartGen was revised to refer instead to the online help associated with the core (SAR 42569).	2-90
	Libero Integrated Design Environment (IDE) was changed to Libero System-on-Chip (SoC) throughout the document (SAR 40284).  Live at Power-Up (LAPU) has been replaced with 'Instant On'.	NA
Revision 12 (September 2012)	The Security section was modified to clarify that Microsemi does not support read-back of programmed data.	1-1
	Added a Note stating "VMV pins must be connected to the corresponding VCCI pins. See the "VMVx I/O Supply Voltage (quiet)" section on page 3-1 for further information" to Table 2-1 • Absolute Maximum Ratings and Table 2-2 • Recommended Operating Conditions 1 (SAR 38321).	2-1 2-2
	Table 2-35 • Duration of Short Circuit Event Before Failure was revised to change the maximum temperature from 110°C to 100°C, with an example of six months instead of three months (SAR 37933).	2-31
	In Table 2-93 • Minimum and Maximum DC Input and Output Levels, VIL and VIH were revised so that the maximum is 3.6 V for all listed values of VCCI (SAR 28549).	2-68
	Figure 2-37 • FIFO Read and Figure 2-38 • FIFO Write are new (SAR 28371).	2-99
	The following sentence was removed from the "VMVx I/O Supply Voltage (quiet)" section in the "Pin Descriptions" chapter: "Within the package, the VMV plane is decoupled from the simultaneous switching noise originating from the output buffer VCCI domain" and replaced with "Within the package, the VMV plane biases the input stage of the I/Os in the I/O banks" (SAR 38321). The datasheet mentions that "VMV pins must be connected to the corresponding VCCI pins" for an ESD enhancement.	3-1



### Datasheet Information

Revision	Changes	Page
v2.0 (April 2007)	In the "Packaging Tables", Ambient was deleted.	ii
	The timing characteristics tables were updated.	N/A
	The "PLL Macro" section was updated to add information on the VCO and PLL outputs during power-up.	2-15
	The "PLL Macro" section was updated to include power-up information.	2-15
	Table 2-11 • ProASIC3 CCC/PLL Specification was updated.	2-29
	Figure 2-19 • Peak-to-Peak Jitter Definition is new.	2-18
	The "SRAM and FIFO" section was updated with operation and timing requirement information.	2-21
	The "RESET" section was updated with read and write information.	2-25
	The "RESET" section was updated with read and write information.	2-25
	The "Introduction" in the "Advanced I/Os" section was updated to include information on input and output buffers being disabled.	2-28
	PCI-X 3.3 V was added to Table 2-11 • VCCI Voltages and Compatible Standards.	2-29
	In the Table 2-15 • Levels of Hot-Swap Support, the ProASIC3 compliance descriptions were updated for levels 3 and 4.	2-34
	Table 2-43 • I/O Hot-Swap and 5 V Input Tolerance Capabilities in ProASIC3 Devices was updated.	2-64
	Notes 3, 4, and 5 were added to Table 2-17 $\cdot$ Comparison Table for 5 V–Compliant Receiver Scheme. 5 x 52.72 was changed to 52.7 and the Maximum current was updated from 4 x 52.7 to 5 x 52.7.	2-40
	The "VCCPLF PLL Supply Voltage" section was updated.	2-50
	The "VPUMP Programming Supply Voltage" section was updated.	2-50
	The "GL Globals" section was updated to include information about direct input into quadrant clocks.	2-51
	V <sub>JTAG</sub> was deleted from the "TCK Test Clock" section.	2-51
	In Table 2-22 • Recommended Tie-Off Values for the TCK and TRST Pins, TSK was changed to TCK in note 2. Note 3 was also updated.	2-51
	Ambient was deleted from Table 3-2 • Recommended Operating Conditions. VPUMP programming mode was changed from "3.0 to 3.6" to "3.15 to 3.45".	3-2
	Note 3 is new in Table 3-4 • Overshoot and Undershoot Limits (as measured on quiet I/Os)1.	3-2
	In EQ 3-2, 150 was changed to 110 and the result changed from 3.9 to 1.951.	3-5
	Table 3-6 • Temperature and Voltage Derating Factors for Timing Delays was updated.	3-6
	Table 3-5 • Package Thermal Resistivities was updated.	3-5
	Table 3-14 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions—Software Default Settings (Advanced) and Table 3-17 • Summary of Maximum and Minimum DC Input Levels Applicable to Commercial and Industrial Conditions (Standard Plus) were updated.	17

5-9 Revision 18



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense and security, aerospace, and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs, and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet Solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif. and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.