

Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Detailo	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	110592
Number of I/O	235
Number of Gates	600000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a3p600-2fg484i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



I/Os Per Package¹

A3P015 ² A3P030 A3P060 A3P125		A3P250 ³		A3P400 ³		A3P600		A3P1000			
				M1A3F	250 ^{3,5}	M1A3	P400 ³	M1A3	3P600	M1A3P1000	
				I/C) Туре	•					
Single-Ended I/O	Single-Ended I/O	Single-Ended I/O	Single-Ended I/O	Single-Ended I/O ⁴	Differential I/O Pairs	Single-Ended I/O ⁴	Differential I/O Pairs	Single-Ended I/O ⁴	Differential I/O Pairs	Single-Ended I/O ⁴	Differential I/O Pairs
-	34	_	-	-	_		-	_	-	-	-
49	49	_	_	-	_	-	-		-	-	-
-	81	80	84	87	19	-	-		-	-	-
-	-	96	-	-	_	-	-	-	-	-	-
-	77	71	71	68	13	-	-		-	-	-
-	-	91	100	-	_	-	-	-	-	-	-
-	_	_	133	151	34	151	34	154	35	154	35
-	_	96	97	97	24	97	25	97	25	97	25
-	_	_	_	157	38	178	38	177	43	177	44
_	_	_	_	-	-	194	38	235	60	300	74
	- Single-Ended I/O	O O O O Image: Constraint of the second s	O O O O Image: O Imag	O O O O O O O O O O O H H H H H H O O O O O O H H H H H H H H H H H H H H H H H H H H	O O	M1A3P250 3,5 I/O Type O O O O O I/O Type O O O O O I/O Type O D O O O O I/O Type O D O O O O I/O Type I D I O I I I I I O I O I I I I I I O I <thi< th=""> I<td>M1A3P250 3,5 M1A3 VOType VOType VOType 0/1</td><td>M1A3P250 ^{3,5} M1A3P400 ³ I/O Type I/O Type 0 0 0 0 0 9</td><td>M1A3P250^{3,5} M1A3P400³ M1A3 I/O Type I/O Type I/O Type I/O Type 0</td><td>Image: Constraint of the second state of th</td><td>M1A3P250 ^{3,5} M1A3P400 ³ M1A3P600 M1A3 I/O Type I/O Type I/O Type I/O Type I/O Type I/O Type 1/0 Type 0<</td></thi<>	M1A3P250 3,5 M1A3 VOType VOType VOType 0/1	M1A3P250 ^{3,5} M1A3P400 ³ I/O Type I/O Type 0 0 0 0 0 9	M1A3P250 ^{3,5} M1A3P400 ³ M1A3 I/O Type I/O Type I/O Type I/O Type 0	Image: Constraint of the second state of th	M1A3P250 ^{3,5} M1A3P400 ³ M1A3P600 M1A3 I/O Type I/O Type I/O Type I/O Type I/O Type I/O Type 1/0 Type 0<

Notes:

1. When considering migrating your design to a lower- or higher-density device, refer to the ProASIC3 FPGA Fabric User Guide to ensure complying with design and board migration requirements.

2. A3P015 is not recommended for new designs.

3. For A3P250 and A3P400 devices, the maximum number of LVPECL pairs in east and west banks cannot exceed 15. Refer to the ProASIC3 FPGA Fabric Users Guide for position assignments of the 15 LVPECL pairs.

4. Each used differential I/O pair reduces the number of single-ended I/Os available by two.

5. The M1A3P250 device does not support FG256 package.

6. FG256 and FG484 are footprint-compatible packages.

7. Package not available.

Table 1 • ProASIC3 FPGAs Package Sizes Dimensions

		•								
Package	CS121	QN48	QN68	QN132 [*]	VQ100	TQ144	PQ208	FG144	FG256	FG484
Length × Width (mm × mm)	6 × 6	6 × 6	8 × 8	8 × 8	14 × 14	20 × 20	28 × 28	13 × 13	17 × 17	23 × 23
Nominal Area (mm ²)	36	36	64	64	196	400	784	169	289	529
Pitch (mm)	0.5	0.4	0.4	0.5	0.5	0.5	0.5	1.0	1.0	1.0
Height (mm)	0.99	0.90	0.90	0.75	1.00	1.40	3.40	1.45	1.60	2.23

Note: * *Package not available*



I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Commercial and Industrial)

Sophisticated power-up management circuitry is designed into every ProASIC[®]3 device. These circuits ensure easy transition from the powered-off state to the powered-up state of the device. The many different supplies can power up in any sequence with minimized current spikes or surges.

In addition, the I/O will be in a known state through the power-up sequence. The basic principle is shown in Figure 2-2 on page 2-5.

There are five regions to consider during power-up.

ProASIC3 I/Os are activated only if ALL of the following three conditions are met:

- 1. VCC and VCCI are above the minimum specified trip points (Figure 2-2 on page 2-5).
- 2. VCCI > VCC 0.75 V (typical)
- 3. Chip is in the operating mode.

VCCI Trip Point:

```
Ramping up: 0.6 V < trip_point_up < 1.2 V
Ramping down: 0.5 V < trip_point_down < 1.1 V
```

VCC Trip Point:

```
Ramping up: 0.6 V < trip_point_up < 1.1 V
Ramping down: 0.5 V < trip_point_down < 1 V
```

VCC and VCCI ramp-up trip points are about 100 mV higher than ramp-down trip points. This specifically built-in hysteresis prevents undesirable power-up oscillations and current surges. Note the following:

- During programming, I/Os become tristated and weakly pulled up to VCCI.
- JTAG supply, PLL power supplies, and charge pump VPUMP supply have no influence on I/O behavior.

PLL Behavior at Brownout Condition

Microsemi recommends using monotonic power supplies or voltage regulators to ensure proper power-up behavior. Power ramp-up should be monotonic at least until VCC and VCCPLLX exceed brownout activation levels. The VCC activation level is specified as 1.1 V worst-case (see Figure 2-2 on page 2-5 for more details).

When PLL power supply voltage and/or VCC levels drop below the VCC brownout levels (0.75 V \pm 0.25 V), the PLL output lock signal goes low and/or the output clock is lost. Refer to the "Power-Up/Down Behavior of Low Power Flash Devices" chapter of the *ProASIC3 FPGA Fabric User's Guide* for information on clock and lock recovery.

Internal Power-Up Activation Sequence

- 1. Core
- 2. Input buffers

Output buffers, after 200 ns delay from input buffer activation.

Thermal Characteristics

Introduction

The temperature variable in the Microsemi Designer software refers to the junction temperature, not the ambient temperature. This is an important distinction because dynamic and static power consumption cause the chip junction to be higher than the ambient temperature.

EQ can be used to calculate junction temperature.

 T_J = Junction Temperature = $\Delta T + T_A$

where:

T_A = Ambient Temperature

 ΔT = Temperature gradient between junction (silicon) and ambient ΔT = θ_{ia} * P

 θ_{ia} = Junction-to-ambient of the package. θ_{ia} numbers are located in Table 2-5 on page 2-6.

P = Power dissipation



F_{CLK} is the global clock signal frequency.

N_{S-CELL} is the number of VersaTiles used as sequential modules in the design.

P_{AC1}, P_{AC2}, P_{AC3}, and P_{AC4} are device-dependent.

Sequential Cells Contribution—P_{S-CELL}

 $P_{S-CELL} = N_{S-CELL} * (P_{AC5} + \alpha_1 / 2 * P_{AC6}) * F_{CLK}$

 N_{S-CELL} is the number of VersaTiles used as sequential modules in the design. When a multi-tile sequential cell is used, it should be accounted for as 1.

 α_1 is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-16 on page 2-14.

F_{CLK} is the global clock signal frequency.

Combinatorial Cells Contribution—P_{C-CELL}

 $P_{C-CELL} = N_{C-CELL} * \alpha_1 / 2 * P_{AC7} * F_{CLK}$

 $N_{C\mbox{-}C\mbox{-}E\mbox{-}L\mbox{-}L}$ is the number of VersaTiles used as combinatorial modules in the design.

 α_1 is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-16 on page 2-14.

 $\mathsf{F}_{\mathsf{CLK}}$ is the global clock signal frequency.

Routing Net Contribution—P_{NET}

 $P_{NET} = (N_{S-CELL} + N_{C-CELL}) * \alpha_1 / 2 * P_{AC8} * F_{CLK}$

N_{S-CELL} is the number of VersaTiles used as sequential modules in the design.

N_{C-CELL} is the number of VersaTiles used as combinatorial modules in the design.

 α_1 is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-16 on page 2-14.

 F_{CLK} is the global clock signal frequency.

I/O Input Buffer Contribution—PINPUTS

 $P_{INPUTS} = N_{INPUTS} * \alpha_2 / 2 * P_{AC9} * F_{CLK}$

N_{INPUTS} is the number of I/O input buffers used in the design.

 α_2 is the I/O buffer toggle rate—guidelines are provided in Table 2-16 on page 2-14.

 F_{CLK} is the global clock signal frequency.

I/O Output Buffer Contribution—POUTPUTS

 $P_{OUTPUTS} = N_{OUTPUTS} * \alpha_2 / 2 * \beta_1 * P_{AC10} * F_{CLK}$

N_{OUTPUTS} is the number of I/O output buffers used in the design.

 α_2 is the I/O buffer toggle rate—guidelines are provided in Table 2-16 on page 2-14.

 β_1 is the I/O buffer enable rate—guidelines are provided in Table 2-17 on page 2-14.

F_{CLK} is the global clock signal frequency.

Table 2-19 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions—Software Default Settings

		Equiv.			VIL	VIH		VOL	VOH					
I/O Standard	Drive Strength	Software Default Drive Strength Option ²	Slew Rate	Min V	Max V	Min V	Max V	Max V	Min V	IOL ¹ mA	IOH ¹ mA			
3.3 V LVTTL / 3.3 V LVCMOS	12 mA	12 mA	High	-0.3	0.8	2	3.6	0.4	2.4	12	12			
3.3 V LVCMOS Wide Range ³	100 µA	12 mA	High	-0.3	0.8	2	3.6	0.2	VCCI – 0.2	0.1	0.1			
2.5 V LVCMOS	12 mA	12 mA	High	-0.3	0.7	1.7	2.7	0.7	1.7	12	12			
1.8 V LVCMOS	8 mA	8 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI – 0.45	8	8			
1.5 V LVCMOS	4 mA	4 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	1.6	0.25 * VCCI	0.75 * VCCI	4	4			
3.3 V PCI		•			Per P	CI specification	ons							
3.3 V PCI-X		Per PCI-X specifications												

Applicable to Standard Plus I/O Banks

Notes:

1. Currents are measured at 85°C junction temperature.

2. 3.3 V LVCMOS wide range is applicable to 100 µA drive strength only. The configuration will NOT operate at the equivalent software default drive strength. These values are for Normal Ranges ONLY.

3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.



Table 2-24 • Summary of I/O Timing Characteristics—Software Default Settings

-2 Speed Grade, Commercial-Case Conditions: T_J = 70°C, Worst Case VCC = 1.425 V, Worst-Case VCCI (per standard) 1

-	-	_	-	_	-	_		_	-	-	_	-	۰		_	-	_	-	
A	1	d	V	а	n	С	əd	l	0	В	а	n	ŀ	(5				

I/O Standard	Drive Strength	Equiv. Software Default Drive Strength Option ¹	Slew Rate	Capacitive Load (pF)	External Resistor (Ω)	t _{DOUT} (ns)	t _{DP} (ns)	t _{DIN} (ns)	t _{PY} (ns)	t _{EOUT} (ns)	t _{ZL} (ns)	t _{ZH} (ns)	t _{LZ} (ns)	t _{HZ} (ns)	t _{ZLS} (ns)	t _{ZHS} (ns)	Units
3.3 V LVTTL / 3.3 V LVCMOS	12 mA	12 mA	High	35	-	0.45	2.64	0.03	0.76	0.32	2.69	2.11	2.40	2.68	4.36	3.78	ns
3.3 V LVCMOS Wide Range ²	100 µA	12 mA	High	35	-	0.45	4.08	0.03	0.76	0.32	4.08	3.20	3.71	4.14	6.61	5.74	ns
2.5 V LVCMOS	12 mA	12 mA	High	35	Ι	0.45	2.66	0.03	0.98	0.32	2.71	2.56	2.47	2.57	4.38	4.23	ns
1.8 V LVCMOS	12 mA	12 mA	High	35	Ι	0.45	2.64	0.03	0.91	0.32	2.69	2.27	2.76	3.05	4.36	3.94	ns
1.5 V LVCMOS	12 mA	12 mA	High	35	Ι	0.45	3.05	0.03	1.07	0.32	3.10	2.67	2.95	3.14	4.77	4.34	ns
3.3 V PCI	Per PCI spec	-	High	10	25 ⁴	0.45	2.00	0.03	0.65	0.32	2.04	1.46	2.40	2.68	3.71	3.13	ns
3.3 V PCI-X	Per PCI-X spec	_	High	10	25 ⁴	0.45	2.00	0.03	0.62	0.32	2.04	1.46	2.40	2.68	3.71	3.13	ns
LVDS	24 mA	_	High	-	-	0.45	1.37	0.03	1.20	-	_	_	_	-	-	-	ns
LVPECL	24 mA	-	High	-	-	0.45	1.34	0.03	1.05	-	-	-	-	_	-	-	ns

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 µA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

4. Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 2-11 on page 2-64 for connectivity. This resistor is not required during normal operation.



Table 2-29 • I/O Output Buffer Maximum Resistances ¹ Applicable to Standard Plus I/O Banks

Standard	Drive Strength	R _{PULL-DOWN} (Ω) ²	R _{PULL-UP} (Ω) ³
3.3 V LVTTL / 3.3 V	2 mA	100	300
LVCMOS	4 mA	100	300
	6 mA	50	150
	8 mA	50	150
	12 mA	25	75
	16 mA	25	75
3.3 V LVCMOS Wide Range ⁴	100 µA	Same as regular 3.3 V LVCMOS	Same as regular 3.3 V LVCMOS
2.5 V LVCMOS	2 mA	100	200
	4 mA	100	200
	6 mA	50	100
	8 mA	50	100
	12 mA	25	50
1.8 V LVCMOS	2 mA	200	225
	4 mA	100	112
	6 mA	50	56
	8 mA	50	56
1.5 V LVCMOS	2 mA	200	224
Γ	4 mA	100	112
3.3 V PCI/PCI-X	Per PCI/PCI-X specification	25	75

Notes:

 These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on VCCI, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located at http://www.microsemi.com/soc/download/ibis/default.aspx.

4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

^{2.} R_(PULL-DOWN-MAX) = (VOLspec) / IOLspec

^{3.} R_(PULL-UP-MAX) = (VCCImax – VOHspec) / IOHspec

Table 2-34 • I/O Short Currents IOSH/IOSL Applicable to Standard I/O Banks

	Drive Strength	IOSL (mA) ¹	IOSH (mA) ¹
3.3 V LVTTL / 3.3 V LVCMOS	2 mA	27	25
	4 mA	27	25
	6 mA	54	51
	8 mA	54	51
3.3 V LVCMOS Wide Range ²	100 µA	Same as regular 3.3 V LVCMOS	Same as regular 3.3 V LVCMOS
2.5 V LVCMOS	2 mA	18	16
	4 mA	18	16
	6 mA	37	32
	8 mA	37	32
1.8 V LVCMOS	2 mA	11	9
	4 mA	22	17
1.5 V LVCMOS	2 mA	16	13

Notes:

- 1. $T_{.1} = 100^{\circ}C$
- Applicable to 3.3 V LVCMOS Wide Range. I_{OSL}/I_{OSH} dependent on the I/O buffer drive strength selected for wide range applications. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

The length of time an I/O can withstand IOSH/IOSL events depends on the junction temperature. The reliability data below is based on a 3.3 V, 12 mA I/O setting, which is the worst case for this type of analysis.

For example, at 100°C, the short current condition would have to be sustained for more than six months to cause a reliability concern. The I/O design does not contain any short circuit protection, but such protection would only be needed in extremely prolonged stress conditions.

Table 2-35 • Duration of Short Circuit Event Before Failure

Temperature	Time before Failure
–40°C	> 20 years
0°C	> 20 years
25°C	> 20 years
70°C	5 years
85°C	2 years
100°C	0.5 years

Table 2-36 • I/O Input Rise Time, Fall Time, and Related I/O Reliability

Input Buffer	Input Rise/Fall Time (min)	Input Rise/Fall Time (max)	Reliability
LVTTL/LVCMOS	No requirement	10 ns *	20 years (110°C)
LVDS/B-LVDS/ M-LVDS/LVPECL	No requirement	10 ns *	10 years (100°C)

Note: *The maximum input rise/fall time is related to the noise induced into the input buffer trace. If the noise is low, then the rise time and fall time of input buffers can be increased beyond the maximum value. The longer the rise/fall times, the more susceptible the input signal is to the board noise. Microsemi recommends signal integrity evaluation/characterization of the system to ensure that there is no excessive noise coupling into input signals.



		ble to A			•	,				,		vcci – t	
Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{zLS}	t _{zHS}	Units
2 mA	Std.	0.66	10.26	0.04	1.02	0.43	10.45	8.90	2.64	2.46	12.68	11.13	ns
	-1	0.56	8.72	0.04	0.86	0.36	8.89	7.57	2.25	2.09	10.79	9.47	ns
	-2	0.49	7.66	0.03	0.76	0.32	7.80	6.64	1.98	1.83	9.47	8.31	ns
4 mA	Std.	0.66	10.26	0.04	1.02	0.43	10.45	8.90	2.64	2.46	12.68	11.13	ns
	-1	0.56	8.72	0.04	0.86	0.36	8.89	7.57	2.25	2.09	10.79	9.47	ns
	-2	0.49	7.66	0.03	0.76	0.32	7.80	6.64	1.98	1.83	9.47	8.31	ns
6 mA	Std.	0.66	7.27	0.04	1.02	0.43	7.41	6.28	2.98	3.04	9.65	8.52	ns
	-1	0.56	6.19	0.04	0.86	0.36	6.30	5.35	2.54	2.59	8.20	7.25	ns
	-2	0.49	5.43	0.03	0.76	0.32	5.53	4.69	2.23	2.27	7.20	6.36	ns
8 mA	Std.	0.66	7.27	0.04	1.02	0.43	7.41	6.28	2.98	3.04	9.65	8.52	ns
	-1	0.56	6.19	0.04	0.86	0.36	6.30	5.35	2.54	2.59	8.20	7.25	ns
	-2	0.49	5.43	0.03	0.76	0.32	5.53	4.69	2.23	2.27	7.20	6.36	ns
12 mA	Std.	0.66	5.58	0.04	1.02	0.43	5.68	4.87	3.21	3.42	7.92	7.11	ns
	-1	0.56	4.75	0.04	0.86	0.36	4.84	4.14	2.73	2.91	6.74	6.05	ns
	-2	0.49	4.17	0.03	0.76	0.32	4.24	3.64	2.39	2.55	5.91	5.31	ns
16 mA	Std.	0.66	5.21	0.04	1.02	0.43	5.30	4.56	3.26	3.51	7.54	6.80	ns
	-1	0.56	4.43	0.04	0.86	0.36	4.51	3.88	2.77	2.99	6.41	5.79	ns
	-2	0.49	3.89	0.03	0.76	0.32	3.96	3.41	2.43	2.62	5.63	5.08	ns
24 mA	Std.	0.66	4.85	0.04	1.02	0.43	4.94	4.54	3.32	3.88	7.18	6.78	ns
	-1	0.56	4.13	0.04	0.86	0.36	4.20	3.87	2.82	3.30	6.10	5.77	ns
	-2	0.49	3.62	0.03	0.76	0.32	3.69	3.39	2.48	2.90	5.36	5.06	ns

Table 2-42 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Advanced I/O Banks

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



1.8 V LVCMOS

Low-voltage CMOS for 1.8 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 1.8 V applications. It uses a 1.8 V input buffer and a push-pull output buffer.

1.8 V LVCMOS	VIL		VIH		VOL	VOH	IOL	юн	IOSL	IOSH	IIL ¹	IIH ²
Drive Strength	Min V	Max V	Min V	Max V	Max V	Min V	mA	mA	Max mA ³	Max mA ³	μA ⁴	μA ⁴
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI-0.45	2	2	11	9	10	10
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI-0.45	4	4	22	17	10	10
6 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	6	6	44	35	10	10
8 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI-0.45	8	8	51	45	10	10
12 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI-0.45	12	12	74	91	10	10
16 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI-0.45	16	16	74	91	10	10

Table 2-66 • Minimum and Maximum DC Input and Output Levels Applicable to Advanced I/O Banks

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

4. Currents are measured at 85°C junction temperature.

5. Software default selection highlighted in gray.

Table 2-67 • Minimum and Maximum DC Input and Output Levels Applicable to Standard Plus I/O I/O Banks

1.8 V LVCMOS		VIL	VIH		VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL¹	IIH ²
Drive Strength	Min V	Max V	Min V	Max V	Max V	Min V	mA	mA	Max mA ³	Max mA ³	μA ⁴	μA ⁴
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI – 0.45	2	2	11	9	10	10
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI – 0.45	4	4	22	17	10	10
6 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI – 0.45	6	6	44	35	10	10
8 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI - 0.45	8	8	44	35	10	10

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN <V CCI. Input current is larger when operating outside recommended ranges

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.






Figure 2-23 •	Output DD	R Timing Diagram
---------------	-----------	------------------

Timing Characteristics

Table 2-104 • Output DDR Propagation Delays

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	-2	-1	Std.	Units
t _{DDROCLKQ}	Clock-to-Out of DDR for Output DDR	0.70	0.80	0.94	ns
t _{DDROSUD1}	Data_F Data Setup for Output DDR	0.38	0.43	0.51	ns
t _{DDROSUD2}	Data_R Data Setup for Output DDR	0.38	0.43	0.51	ns
t _{DDROHD1}	Data_F Data Hold for Output DDR	0.00	0.00	0.00	ns
t _{DDROHD2}	Data_R Data Hold for Output DDR	0.00	0.00	0.00	ns
t _{DDROCLR2Q}	Asynchronous Clear-to-Out for Output DDR	0.80	0.91	1.07	ns
t _{DDROREMCLR}	Asynchronous Clear Removal Time for Output DDR	0.00	0.00	0.00	ns
t _{DDRORECCLR}	Asynchronous Clear Recovery Time for Output DDR	0.22	0.25	0.30	ns
t _{DDROWCLR1}	Asynchronous Clear Minimum Pulse Width for Output DDR	0.22	0.25	0.30	ns
t _{DDROCKMPWH}	Clock Minimum Pulse Width High for the Output DDR	0.36	0.41	0.48	ns
t _{DDROCKMPWL}	Clock Minimum Pulse Width Low for the Output DDR	0.32	0.37	0.43	ns
F _{DDOMAX}	Maximum Frequency for the Output DDR	350	309	263	MHz

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.








Figure 2-40 • FIFO EMPTY Flag and AEMPTY Flag Assertion





AFULL






QN132					
Pin Number	A3P250 Function				
C17	IO74RSB2				
C18	VCCIB2				
C19	ТСК				
C20	VMV2				
C21	VPUMP				
C22	VJTAG				
C23	VCCIB1				
C24	IO53NSB1				
C25	IO51NPB1				
C26	GCA1/IO50PPB1				
C27	GCC0/IO48NDB1				
C28 VCCIB1					
C29	IO42NDB1				
C30	GNDQ				
C31	GBA1/IO40RSB0				
C32	GBB0/IO37RSB0				
C33	VCC				
C34	IO24RSB0				
C35	IO19RSB0				
C36	IO16RSB0				
C37	IO10RSB0				
C38	VCCIB0				
C39	GAB1/IO03RSB0				
C40	VMV0				
D1	GND				
D2	GND				
D3 GND					
D4	GND				

🌜 Microsemi.

Package Pin Assignments

VQ100 – Top View



Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.

🌜 Microsemi.

PQ208			PQ208		PQ208
Pin Number	A3P250 Function	Pin Number	A3P250 Function	Pin Number	A3P250 Function
109	TRST	145	IO45PDB1	181	IO21RSB0
110	VJTAG	146	IO44NDB1	182	IO20RSB0
111	GDA0/IO60VDB1	147	IO44PDB1	183	IO19RSB0
112	GDA1/IO60UDB1	148	IO43NDB1	184	IO18RSB0
113	GDB0/IO59VDB1	149	GBC2/IO43PDB1	185	IO17RSB0
114	GDB1/IO59UDB1	150	IO42NDB1	186	VCCIB0
115	GDC0/IO58VDB1	151	GBB2/IO42PDB1	187	VCC
116	GDC1/IO58UDB1	152	IO41NDB1	188	IO16RSB0
117	IO57VDB1	153	GBA2/IO41PDB1	189	IO15RSB0
118	IO57UDB1	154	VMV1	190	IO14RSB0
119	IO56NDB1	155	GNDQ	191	IO13RSB0
120	IO56PDB1	156	GND	192	IO12RSB0
121	IO55RSB1	157	NC	193	IO11RSB0
122	GND	158	GBA1/IO40RSB0	194	IO10RSB0
123	VCCIB1	159	GBA0/IO39RSB0	195	GND
124	NC	160	GBB1/IO38RSB0	196	IO09RSB0
125	NC	161	GBB0/IO37RSB0	197	IO08RSB0
126	VCC	162	GND	198	IO07RSB0
127	IO53NDB1	163	GBC1/IO36RSB0	199	IO06RSB0
128	GCC2/IO53PDB1	164	GBC0/IO35RSB0	200	VCCIB0
129	GCB2/IO52PSB1	165	IO34RSB0	201	GAC1/IO05RSB0
130	GND	166	IO33RSB0	202	GAC0/IO04RSB0
131	GCA2/IO51PSB1	167	IO32RSB0	203	GAB1/IO03RSB0
132	GCA1/IO50PDB1	168	IO31RSB0	204	GAB0/IO02RSB0
133	GCA0/IO50NDB1	169	IO30RSB0	205	GAA1/IO01RSB0
134	GCB0/IO49NDB1	170	VCCIB0	206	GAA0/IO00RSB0
135	GCB1/IO49PDB1	171	VCC	207	GNDQ
136	GCC0/IO48NDB1	172	IO29RSB0	208	VMV0
137	GCC1/IO48PDB1	173	IO28RSB0		
138	IO47NDB1	174	IO27RSB0		
139	IO47PDB1	175	IO26RSB0		
140	VCCIB1	176	IO25RSB0		
141	GND	177	IO24RSB0		
142	VCC	178	GND		
143	IO46RSB1	179	IO23RSB0		
144	IO45NDB1	180	IO22RSB0		

Microsemi

FG484					
Pin Number	A3P400 Function				
Y15	VCC				
Y16	NC				
Y17	NC				
Y18	GND				
Y19	NC				
Y20	NC				
Y21	NC				
Y22	VCCIB1				
AA1	GND				
AA2	VCCIB3				
AA3	NC				
AA4	NC				
AA5	NC				
AA6	NC				
AA7	NC				
AA8	NC				
AA9	NC				
AA10	NC				
AA11	NC				
AA12	NC				
AA13	NC				
AA14	NC				
AA15	NC				
AA16	NC				
AA17	NC				
AA18	NC				
AA19	NC				
AA20	NC				
AA21	VCCIB1				
AA22	GND				
AB1	GND				
AB2	GND				
AB3	VCCIB2				
AB4	NC				
AB5	NC				
AB6	IO121RSB2				

FG484					
Pin Number	A3P400 Function				
AB7	IO119RSB2				
AB8	IO114RSB2				
AB9	IO109RSB2				
AB10	NC				
AB11	NC				
AB12	IO104RSB2				
AB13	IO103RSB2				
AB14	NC				
AB15	NC				
AB16	IO91RSB2				
AB17	IO90RSB2				
AB18	NC				
AB19	NC				
AB20	VCCIB2				
AB21	GND				
AB22	GND				



	FG484		FG484		FG484
Pin Number	A3P600 Function	Pin Number	A3P600 Function	Pin Number	A3P600 Function
R17	GDB1/IO87PPB1	U9	IO131RSB2	W1	NC
R18	GDC1/IO86PDB1	U10	IO124RSB2	W2	IO148PDB3
R19	IO84NDB1	U11	IO119RSB2	W3	NC
R20	VCC	U12	IO107RSB2	W4	GND
R21	IO81NDB1	U13	IO104RSB2	W5	IO137RSB2
R22	IO82PDB1	U14	IO97RSB2	W6	GEB2/IO142RSB2
T1	IO152PDB3	U15	VMV1	W7	IO134RSB2
T2	IO152NDB3	U16	тск	W8	IO125RSB2
Т3	NC	U17	VPUMP	W9	IO123RSB2
T4	IO150NDB3	U18	TRST	W10	IO118RSB2
T5	IO147PPB3	U19	GDA0/IO88NDB1	W11	IO115RSB2
T6	GEC1/IO146PPB3	U20	NC	W12	IO111RSB2
Τ7	IO140RSB2	U21	IO83NDB1	W13	IO106RSB2
Т8	GNDQ	U22	NC	W14	IO102RSB2
Т9	GEA2/IO143RSB2	V1	NC	W15	GDC2/IO91RSB2
T10	IO126RSB2	V2	NC	W16	IO93RSB2
T11	IO120RSB2	V3	GND	W17	GDA2/IO89RSB2
T12	IO108RSB2	V4	GEA1/IO144PDB3	W18	TMS
T13	IO103RSB2	V5	GEA0/IO144NDB3	W19	GND
T14	IO99RSB2	V6	IO139RSB2	W20	NC
T15	GNDQ	V7	GEC2/IO141RSB2	W21	NC
T16	IO92RSB2	V8	IO132RSB2	W22	NC
T17	VJTAG	V9	IO127RSB2	Y1	VCCIB3
T18	GDC0/IO86NDB1	V10	IO121RSB2	Y2	IO148NDB3
T19	GDA1/IO88PDB1	V11	IO114RSB2	Y3	NC
T20	NC	V12	IO109RSB2	Y4	NC
T21	IO83PDB1	V13	IO105RSB2	Y5	GND
T22	IO82NDB1	V14	IO98RSB2	Y6	NC
U1	IO149PDB3	V15	IO96RSB2	Y7	NC
U2	IO149NDB3	V16	GDB2/IO90RSB2	Y8	VCC
U3	NC	V17	TDI	Y9	VCC
U4	GEB1/IO145PDB3	V18	GNDQ	Y10	NC
U5	GEB0/IO145NDB3	V19	TDO	Y11	NC
U6	VMV2	V20	GND	Y12	NC
U7	IO138RSB2	V21	NC	Y13	NC
U8	IO136RSB2	V22	NC	Y14	VCC



Datasheet Information

Revision	Changes	Page
v2.0 (April 2007)	In the "Packaging Tables", Ambient was deleted.	ii
	The timing characteristics tables were updated.	N/A
	The "PLL Macro" section was updated to add information on the VCO and PLL outputs during power-up.	2-15
	The "PLL Macro" section was updated to include power-up information.	2-15
	Table 2-11 • ProASIC3 CCC/PLL Specification was updated.	2-29
	Figure 2-19 • Peak-to-Peak Jitter Definition is new.	2-18
	The "SRAM and FIFO" section was updated with operation and timing requirement information.	2-21
	The "RESET" section was updated with read and write information.	2-25
	The "RESET" section was updated with read and write information.	2-25
	The "Introduction" in the "Advanced I/Os" section was updated to include information on input and output buffers being disabled.	2-28
	PCI-X 3.3 V was added to Table 2-11 • VCCI Voltages and Compatible Standards.	2-29
	In the Table 2-15 • Levels of Hot-Swap Support, the ProASIC3 compliance descriptions were updated for levels 3 and 4.	2-34
	Table 2-43 • I/O Hot-Swap and 5 V Input Tolerance Capabilities in ProASIC3 Devices was updated.	2-64
	Notes 3, 4, and 5 were added to Table 2-17 \cdot Comparison Table for 5 V–Compliant Receiver Scheme. 5 x 52.72 was changed to 52.7 and the Maximum current was updated from 4 x 52.7 to 5 x 52.7.	2-40
	The "VCCPLF PLL Supply Voltage" section was updated.	2-50
	The "VPUMP Programming Supply Voltage" section was updated.	2-50
	The "GL Globals" section was updated to include information about direct input into quadrant clocks.	2-51
	V _{JTAG} was deleted from the "TCK Test Clock" section.	2-51
	In Table 2-22 • Recommended Tie-Off Values for the TCK and TRST Pins, TSK was changed to TCK in note 2. Note 3 was also updated.	2-51
	Ambient was deleted from Table 3-2 • Recommended Operating Conditions. VPUMP programming mode was changed from "3.0 to 3.6" to "3.15 to 3.45".	3-2
	Note 3 is new in Table 3-4 • Overshoot and Undershoot Limits (as measured on quiet I/Os)1.	3-2
	In EQ 3-2, 150 was changed to 110 and the result changed from 3.9 to 1.951.	3-5
	Table 3-6 • Temperature and Voltage Derating Factors for Timing Delays was updated.	3-6
	Table 3-5 • Package Thermal Resistivities was updated.	3-5
	Table 3-14 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions—Software Default Settings (Advanced) and Table 3-17 • Summary of Maximum and Minimum DC Input Levels Applicable to Commercial and Industrial Conditions (Standard Plus) were updated.	3-17 to 3- 17



Revision	Changes	Page		
Advance v0.6 (continued)	The "Programming" section was updated to include information concerning serialization.	2-53		
	The "JTAG 1532" section was updated to include SAMPLE/PRELOAD information.	2-54		
	"DC and Switching Characteristics" chapter was updated with new information.	3-1		
	The A3P060 "100-Pin VQFP" pin table was updated.	4-13		
	The A3P125 "100-Pin VQFP" pin table was updated.	4-13		
	The A3P060 "144-Pin TQFP" pin table was updated.	4-16		
	The A3P125 "144-Pin TQFP" pin table was updated.	4-18		
	The A3P125 "208-Pin PQFP" pin table was updated.	4-21		
	The A3P400 "208-Pin PQFP" pin table was updated.	4-25		
	The A3P060 "144-Pin FBGA" pin table was updated.	4-32		
	The A3P125 "144-Pin FBGA" pin table is new.	4-34		
	The A3P400 "144-Pin FBGA" is new.	4-38		
	The A3P400 "256-Pin FBGA" was updated.	4-48		
	The A3P1000 "256-Pin FBGA" was updated.			
	The A3P400 "484-Pin FBGA" was updated.			
	The A3P1000 "484-Pin FBGA" was updated.			
	The A3P250 "100-Pin VQFP*" pin table was updated.			
	The A3P250 "208-Pin PQFP*" pin table was updated.			
	The A3P1000 "208-Pin PQFP*" pin table was updated.			
	The A3P250 "144-Pin FBGA*" pin table was updated.			
	The A3P1000 "144-Pin FBGA*" pin table was updated.	4-32		
	The A3P250 "256-Pin FBGA*" pin table was updated.	4-45		
	The A3P1000 "256-Pin FBGA*" pin table was updated.	4-54		
	The A3P1000 "484-Pin FBGA*" pin table was updated.	4-68		
Advance v0.5 (November 2005)	The "I/Os Per Package" table was updated for the following devices and packages:	ii		
	DevicePackageA3P250/M7ACP250VQ100			
	A3P250/M7ACP250 FG144 A3P1000 FG256			
Advance v0.4	M7 device information is new.	N/A		
	The I/O counts in the "I/Os Per Package" table were updated.			
Advance v0.3	The "I/Os Per Package" table was updated.	" ii		
	M7 device information is new.	N/A		
	Table 2-4 • ProASIC3 Globals/Spines/Rows by Device was updated to include	2-16		
	the number or rows in each top or bottom spine.			
	EXTFB was removed from Figure 2-24 • ProASIC3E CCC Options.	2-24		

Revision	Changes	Page
Advance v0.2,	Table 2-43 was updated.	2-64
(continued)	Table 2-18 was updated.	2-45
	Pin descriptions in the "JTAG Pins" section were updated.	2-51
	The "User I/O Naming Convention" section was updated.	2-48
	Table 3-7 was updated.	3-6
	The "Methodology" section was updated.	3-10
	Table 3-40 and Table 3-39 were updated.	3-33,3-32
	The A3P250 "100-Pin VQFP*" pin table was updated.	4-14
	The A3P250 "208-Pin PQFP*" pin table was updated.	4-23
	The A3P1000 "208-Pin PQFP*" pin table was updated.	4-29
	The A3P250 "144-Pin FBGA*" pin table was updated.	4-36
	The A3P1000 "144-Pin FBGA*" pin table was updated.	4-32
	The A3P250 "256-Pin FBGA*" pin table was updated.	4-45
	The A3P1000 "256-Pin FBGA*" pin table was updated.	4-54
	The A3P1000 "484-Pin FBGA*" pin table was updated.	4-68