



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	110592
Number of I/O	97
Number of Gates	600000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	144-LBGA
Supplier Device Package	144-FPBGA (13x13)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/a3p600-fg144i">https://www.e-xfl.com/product-detail/microchip-technology/a3p600-fg144i</a>

## 2 – ProASIC3 DC and Switching Characteristics

### General Specifications

#### Operating Conditions

Stresses beyond those listed in [Table 2-1](#) may cause permanent damage to the device.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Absolute Maximum Ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the Recommended Operating Conditions specified in [Table 2-2 on page 2-2](#) is not implied.

**Table 2-1 • Absolute Maximum Ratings**

Symbol	Parameter	Limits	Units
VCC	DC core supply voltage	–0.3 to 1.65	V
VJTAG	JTAG DC voltage	–0.3 to 3.75	V
VPUMP	Programming voltage	–0.3 to 3.75	V
VCCPLL	Analog power supply (PLL)	–0.3 to 1.65	V
VCCI	DC I/O output buffer supply voltage	–0.3 to 3.75	V
VMV	DC I/O input buffer supply voltage	–0.3 to 3.75	V
VI	I/O input voltage	–0.3 V to 3.6 V (when I/O hot insertion mode is enabled) –0.3 V to (VCCI + 1 V) or 3.6 V, whichever voltage is lower (when I/O hot-insertion mode is disabled)	V
T <sub>STG</sub> <sup>2</sup>	Storage temperature	–65 to +150	°C
T <sub>J</sub> <sup>2</sup>	Junction temperature	+125	°C

**Notes:**

1. The device should be operated within the limits specified by the datasheet. During transitions, the input signal may undershoot or overshoot according to the limits shown in [Table 2-4 on page 2-3](#).
2. VMV pins must be connected to the corresponding VCCI pins. See the "VMVx I/O Supply Voltage (quiet)" section on [page 3-1](#) for further information.
3. For flash programming and retention maximum limits, refer to [Table 2-3 on page 2-3](#), and for recommended operating limits, refer to [Table 2-2 on page 2-2](#).



## Overview of I/O Performance

### Summary of I/O DC Input and Output Levels – Default I/O Software Settings

**Table 2-18 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions—Software Default Settings**  
 Applicable to Advanced I/O Banks

I/O Standard	Drive Strength	Equiv. Software Default Drive Strength Option <sup>2</sup>	Slew Rate	VIL		VIH		VOL	VOH	IOL <sup>1</sup> mA	IOH <sup>1</sup> mA
				Min V	Max V	Min V	Max V	Max V	Min V		
3.3 V LVTTTL / 3.3 V LVC MOS	12 mA	12 mA	High	−0.3	0.8	2	3.6	0.4	2.4	12	12
3.3 V LVC MOS Wide Range <sup>3</sup>	100 $\mu$ A	12 mA	High	−0.3	0.8	2	3.6	0.2	VCCI − 0.2	0.1	0.1
2.5 V LVC MOS	12 mA	12 mA	High	−0.3	0.7	1.7	2.7	0.7	1.7	12	12
1.8 V LVC MOS	12 mA	12 mA	High	−0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI − 0.45	12	12
1.5 V LVC MOS	12 mA	12 mA	High	−0.3	0.35 * VCCI	0.65 * VCCI	1.6	0.25 * VCCI	0.75 * VCCI	12	12
3.3 V PCI	Per PCI specifications										
3.3 V PCI-X	Per PCI-X specifications										

**Notes:**

1. Currents are measured at 85°C junction temperature.
2. 3.3 V LVC MOS wide range is applicable to 100  $\mu$ A drive strength only. The configuration will NOT operate at the equivalent software default drive strength. These values are for Normal Ranges ONLY.
3. All LVC MOS 3.3 V software macros support LVC MOS 3.3 V wide range as specified in the JESD-8B specification.

## Summary of I/O Timing Characteristics – Default I/O Software Settings

**Table 2-22** • Summary of AC Measuring Points

Standard	Measuring Trip Point ( $V_{trip}$ )
3.3 $\text{LTTTL}$ 3.3 $\text{LCMOS}$	1.4 $\square$
3.3 $\text{LCMOS}$ ide Range	1.4 $\square$
2.5 $\text{LCMOS}$	1.2 $\square$
1.8 $\text{LCMOS}$	0.90 $\square$
1.5 $\text{LCMOS}$	0.75 $\square$
3.3 $\text{PC}\square$	0.285 $\text{CC}(\text{RR})$
	0.615 $\text{CC}(\text{I})\square$
3.3 $\text{PC}\square$	0.285 $\text{CC}(\text{RR})$
	0.615 $\text{CC}(\text{I})\square$

**Table 2-23** • I/O AC Parameter Definitions

Parameter	Parameter Definition
$t_{DP}$	Data to Pad delay through Output buffer
$t_{P\square}$	Pad to Data delay through Input buffer
$t_{DOUT}$	Data to Output buffer delay through O interface
$t_{OUT}$	enable to Output buffer      Tristate Control delay through O interface
$t_{D\square}$	Input buffer to Data delay through O interface
$t_{H\square}$	enable to Pad delay through Output buffer to High $\square$
$t_H$	enable to Pad delay through Output buffer to High $\square$
$t_{L\square}$	enable to Pad delay through Output buffer to Low $\square$
$t_L$	enable to Pad delay through Output buffer to Low $\square$
$t_{HS}$	enable to Pad delay through Output buffer to High $\square$ delayed enable to High $\square$
$t_{LS}$	enable to Pad delay through Output buffer to Low $\square$ delayed enable to Low $\square$




**Table 2-58 • Minimum and Maximum DC Input and Output Levels**  
Applicable to Standard I/O Banks

2.5 V LVCMOS	VIL		VIH		VOL	VOH	OL	OH	IOSL	IOSH	IL <sup>1</sup>	I <sub>OH</sub> <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μA <sup>4</sup>	μA <sup>4</sup>
2 mA	0.3	0.7	1.7	3.6	0.7	1.7	2	2	16	18	10	10
4 mA	0.3	0.7	1.7	3.6	0.7	1.7	4	4	16	18	10	10
6 mA	0.3	0.7	1.7	3.6	0.7	1.7	6	6	32	37	10	10
8 mA	0.3	0.7	1.7	3.6	0.7	1.7	8	8	32	37	10	10

tes

- The input current per pin for recommended operation is
- The input current per pin for recommended operation is CC input current is
- Currents are measured at temperature (□ C at temperature) and maximum for
- Currents are measured at C at temperature
- The output section is



**Figure 2-8 • AC Loading**

**Table 2-59 • AC Waveforms, Measuring Points, and Capacitive Loads**

Input Low (V)	Input High (V)	Measuring Point* (V)	L <sub>OAD</sub> (pF)
0	2.5	1.2	35

te easur pt t p ee      Tae pae      Ca mpete tae t p pts


Timing Characteristics

**Table 2-70 • 1.8 V LVCMOS High Slew**  
Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V  
Applicable to Advanced I/O Banks


Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>ZHS</sub>	Units
2 mA	Std.	0.66	11.86	0.04	1.22	0.43	9.14	11.86	2.77	1.66	11.37	14.10	ns
	1	0.56	10.09	0.04	1.04	0.36	7.77	10.09	2.36	1.41	9.67	11.99	ns
	2	0.49	8.86	0.03	0.91	0.32	6.82	8.86	2.07	1.24	8.49	10.53	ns
4 mA	Std.	0.66	6.91	0.04	1.22	0.43	5.86	6.91	3.22	2.84	8.10	9.15	ns
	1	0.56	5.88	0.04	1.04	0.36	4.99	5.88	2.74	2.41	6.89	7.78	ns
	2	0.49	5.16	0.03	0.91	0.32	4.38	5.16	2.41	2.12	6.05	6.83	ns
6 mA	Std.	0.66	4.45	0.04	1.22	0.43	4.18	4.45	3.53	3.38	6.42	6.68	ns
	1	0.56	3.78	0.04	1.04	0.36	3.56	3.78	3.00	2.88	5.46	5.69	ns
	2	0.49	3.32	0.03	0.91	0.32	3.12	3.32	2.64	2.53	4.79	4.99	ns
8 mA	Std.	0.66	3.92	0.04	1.22	0.43	3.93	3.92	3.60	3.52	6.16	6.16	ns
	1	0.56	3.34	0.04	1.04	0.36	3.34	3.34	3.06	3.00	5.24	5.24	ns
	2	0.49	2.93	0.03	0.91	0.32	2.93	2.93	2.69	2.63	4.60	4.60	ns
12 mA	Std.	0.66	3.53	0.04	1.22	0.43	3.60	3.04	3.70	4.08	5.84	5.28	ns
	1	0.56	3.01	0.04	1.04	0.36	3.06	2.59	3.15	3.47	4.96	4.49	ns
	2	0.49	2.64	0.03	0.91	0.32	2.69	2.27	2.76	3.05	4.36	3.94	ns
16 mA	Std.	0.66	3.53	0.04	1.22	0.43	3.60	3.04	3.70	4.08	5.84	5.28	ns
	1	0.56	3.01	0.04	1.04	0.36	3.06	2.59	3.15	3.47	4.96	4.49	ns
	2	0.49	2.64	0.03	0.91	0.32	2.69	2.27	2.76	3.05	4.36	3.94	ns

Notes:  
1. All values are in nanoseconds (ns).  
2. All values are for a load capacitance of 15 pF.  
3. All values are for a supply voltage of 1.8 V.  
4. All values are for a temperature of 70°C.  
5. All values are for a rise/fall time of 100 ps.  
6. All values are for a slew rate of 100 V/ns.  
7. All values are for a delay time of 100 ps.  
8. All values are for a propagation delay of 100 ps.  
9. All values are for a setup time of 100 ps.  
10. All values are for a hold time of 100 ps.







**Figure 2-33 • RAM Write, Output Retained. Applicable to Both RAM4K9 and RAM512x18.**



**Figure 2-34 • RAM Write, Output as Write Data (WMODE = 1). Applicable to RAM4K9 Only.**



**Figure 2-33 •** RAM Write, Output Retained. Applicable to Both RAM4K9 and RAM512x18.



**Figure 2-34 •** RAM Write, Output as Write Data ( $WMD = 1$ ). Applicable to RAM4K9 Only.

## Timing Characteristics

**Table 2-116 • RAM4K9**

Commercial-Case Conditions:  $T_J = 70^{\circ}\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$

Parameter	Description	2	1	Std.	Units
$t_{AS}$	Address setup time	0.25	0.28	0.33	ns
$t_{AH}$	Address hold time	0.00	0.00	0.00	ns
$t_S$	R $\overline{B}$ setup time	0.14	0.16	0.19	ns
$t_H$	R $\overline{B}$ hold time	0.10	0.11	0.13	ns
$t_{KS}$	LK setup time	0.23	0.27	0.31	ns
$t_{KH}$	LK hold time	0.02	0.02	0.02	ns
$t_{DS}$	Input data (D) setup time	0.18	0.21	0.25	ns
$t_{DH}$	Input data (D) hold time	0.00	0.00	0.00	ns
$t_{CKQ1}$	Clock High to new data valid on DOUT (output retained MOD=0)	2.36	2.68	3.15	ns
	Clock High to new data valid on DOUT (floating MOD=1)	1.79	2.03	2.39	ns
$t_{CKQ2}$	Clock High to new data valid on DOUT (pipelined)	0.89	1.02	1.20	ns
$t_{C2C\overline{A}}^1$	Address collision I/O delay for reliable write after write on same address Applicable to Closing edge	0.33	0.28	0.25	ns
$t_{C2CH}^1$	Address collision I/O delay for reliable write after write on same address Applicable to Rising edge	0.30	0.26	0.23	ns
$t_{C2CRH}^1$	Address collision I/O delay for reliable read access after write on same address Applicable to Opening edge	0.45	0.38	0.34	ns
$t_{C2CRH}^1$	Address collision I/O delay for reliable read access after read on same address Applicable to Opening edge	0.49	0.42	0.37	ns
$t_{RSTQ}$	RST $\overline{L}$ Low to data out Low on DOUT (floating)	0.92	1.05	1.23	ns
	RST $\overline{L}$ Low to Data Out Low on DOUT (pipelined)	0.92	1.05	1.23	ns
$t_{RMRST\overline{A}}$	RST $\overline{L}$ removal	0.29	0.33	0.38	ns
$t_{RCRST\overline{A}}$	RST $\overline{L}$ recovery	1.50	1.71	2.01	ns
$t_{MPRST\overline{A}}$	RST $\overline{L}$ minimum pulse width	0.21	0.24	0.29	ns
$t_{CC}$	Clock cycle time	3.23	3.68	4.32	ns
$f_{MA}$	Maximum frequency	310	272	231	MHz

Notes

1. More information is available in the application note "RAM4K9" at [www.infineon.com](#)

2. The temperature of the device is specified to be between  $-40^{\circ}\text{C}$  and  $125^{\circ}\text{C}$ .

mutaeus

earle perats uat ras

Tae pae

erat aues





















