

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	36864
Number of I/O	97
Number of Gates	250000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LBGA
Supplier Device Package	144-FPBGA (13x13)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/m1a3p250-fg144

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### Table 2-2 • Recommended Operating Conditions<sup>1</sup>

Symbol	Parame	eters <sup>1</sup>	Commercial	Industrial	Units
TJ	Junction temperature		0 to 85 <sup>2</sup>	-40 to 100 <sup>2</sup>	°C
VCC <sup>3</sup>	1.5 V DC core supply volta	ge	1.425 to 1.575	1.425 to 1.575	V
VJTAG	JTAG DC voltage		1.4 to 3.6	1.4 to 3.6	V
VPUMP	Programming voltage	Programming Mode	3.15 to 3.45	3.15 to 3.45	V
		Operation <sup>4</sup>	0 to 3.6	0 to 3.6	V
VCCPLL	Analog power supply (PLL)	)	1.425 to 1.575	1.425 to 1.575	V
VCCI and VMV <sup>5</sup>	1.5 V DC supply voltage		1.425 to 1.575	1.425 to 1.575	V
	1.8 V DC supply voltage		1.7 to 1.9	1.7 to 1.9	V
	2.5 V DC supply voltage		2.3 to 2.7	2.3 to 2.7	V
	3.3 V DC supply voltage		3.0 to 3. <u>6</u>	3.0 to 3. <u>6</u>	V
	3.3 V wide range DC suppl	y voltage <sup>6</sup>	2.7 to 3.6	2.7 to 3.6	V
	LVDS/B-LVDS/M-LVDS diff	ferential I/O	2.375 to 2.625	2.375 to 2.625	V
	LVPECL differential I/O		3.0 to 3.6	3.0 to 3.6	V

Notes:

1. All parameters representing voltages are measured with respect to GND unless otherwise specified.

- Software Default Junction Temperature Range in the Libero<sup>®</sup> System-on-Chip (SoC) software is set to 0°C to +70°C for commercial, and -40°C to +85°C for industrial. To ensure targeted reliability standards are met across the full range of junction temperatures, Microsemi recommends using custom settings for temperature range before running timing and power analysis tools. For more information regarding custom settings, refer to the New Project Dialog Box in the Libero SoC Online Help.
- 3. The ranges given here are for power supplies only. The recommended input voltage ranges specific to each I/O standard are given in Table 2-18 on page 2-19.
- 4. VPUMP can be left floating during operation (not programming mode).
- 5. VMV and VCCI should be at the same voltage within a given I/O bank. VMV pins must be connected to the corresponding VCCI pins. See the "VMVx I/O Supply Voltage (quiet)" section on page 3-1 for further information.
- 6. 3.3 V wide range is compliant to the JESD8-B specification and supports 3.0 V VCCI operation.



F<sub>CLK</sub> is the global clock signal frequency.

N<sub>S-CELL</sub> is the number of VersaTiles used as sequential modules in the design.

P<sub>AC1</sub>, P<sub>AC2</sub>, P<sub>AC3</sub>, and P<sub>AC4</sub> are device-dependent.

## Sequential Cells Contribution—P<sub>S-CELL</sub>

 $P_{S-CELL} = N_{S-CELL} * (P_{AC5} + \alpha_1 / 2 * P_{AC6}) * F_{CLK}$ 

 $N_{S-CELL}$  is the number of VersaTiles used as sequential modules in the design. When a multi-tile sequential cell is used, it should be accounted for as 1.

 $\alpha_1$  is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-16 on page 2-14.

F<sub>CLK</sub> is the global clock signal frequency.

### Combinatorial Cells Contribution—P<sub>C-CELL</sub>

 $P_{C-CELL} = N_{C-CELL} * \alpha_1 / 2 * P_{AC7} * F_{CLK}$ 

 $N_{C\mbox{-}C\mbox{-}E\mbox{-}L\mbox{-}L}$  is the number of VersaTiles used as combinatorial modules in the design.

 $\alpha_1$  is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-16 on page 2-14.

 $\mathsf{F}_{\mathsf{CLK}}$  is the global clock signal frequency.

### Routing Net Contribution—P<sub>NET</sub>

 $P_{NET} = (N_{S-CELL} + N_{C-CELL}) * \alpha_1 / 2 * P_{AC8} * F_{CLK}$ 

N<sub>S-CELL</sub> is the number of VersaTiles used as sequential modules in the design.

N<sub>C-CELL</sub> is the number of VersaTiles used as combinatorial modules in the design.

 $\alpha_1$  is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-16 on page 2-14.

 $F_{CLK}$  is the global clock signal frequency.

#### I/O Input Buffer Contribution—PINPUTS

 $P_{INPUTS} = N_{INPUTS} * \alpha_2 / 2 * P_{AC9} * F_{CLK}$ 

N<sub>INPUTS</sub> is the number of I/O input buffers used in the design.

 $\alpha_2$  is the I/O buffer toggle rate—guidelines are provided in Table 2-16 on page 2-14.

 $F_{CLK}$  is the global clock signal frequency.

### I/O Output Buffer Contribution—POUTPUTS

 $P_{OUTPUTS} = N_{OUTPUTS} * \alpha_2 / 2 * \beta_1 * P_{AC10} * F_{CLK}$ 

N<sub>OUTPUTS</sub> is the number of I/O output buffers used in the design.

 $\alpha_2$  is the I/O buffer toggle rate—guidelines are provided in Table 2-16 on page 2-14.

 $\beta_1$  is the I/O buffer enable rate—guidelines are provided in Table 2-17 on page 2-14.

F<sub>CLK</sub> is the global clock signal frequency.

#### Table 2-34 • I/O Short Currents IOSH/IOSL Applicable to Standard I/O Banks

	Drive Strength	IOSL (mA) <sup>1</sup>	IOSH (mA) <sup>1</sup>
3.3 V LVTTL / 3.3 V LVCMOS	2 mA	27	25
	4 mA	27	25
	6 mA	54	51
	8 mA	54	51
3.3 V LVCMOS Wide Range <sup>2</sup>	100 µA	Same as regular 3.3 V LVCMOS	Same as regular 3.3 V LVCMOS
2.5 V LVCMOS	2 mA	18	16
	4 mA	18	16
	6 mA	37	32
	8 mA	37	32
1.8 V LVCMOS	2 mA	11	9
	4 mA	22	17
1.5 V LVCMOS	2 mA	16	13

Notes:

- 1.  $T_{.1} = 100^{\circ}C$
- Applicable to 3.3 V LVCMOS Wide Range. I<sub>OSL</sub>/I<sub>OSH</sub> dependent on the I/O buffer drive strength selected for wide range applications. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

The length of time an I/O can withstand IOSH/IOSL events depends on the junction temperature. The reliability data below is based on a 3.3 V, 12 mA I/O setting, which is the worst case for this type of analysis.

For example, at 100°C, the short current condition would have to be sustained for more than six months to cause a reliability concern. The I/O design does not contain any short circuit protection, but such protection would only be needed in extremely prolonged stress conditions.

#### Table 2-35 • Duration of Short Circuit Event Before Failure

Temperature	Time before Failure
-40°C	> 20 years
0°C	> 20 years
25°C	> 20 years
70°C	5 years
85°C	2 years
100°C	0.5 years

#### Table 2-36 • I/O Input Rise Time, Fall Time, and Related I/O Reliability

Input Buffer	Input Rise/Fall Time (min)	Input Rise/Fall Time (max)	Reliability
LVTTL/LVCMOS	No requirement	10 ns *	20 years (110°C)
LVDS/B-LVDS/ M-LVDS/LVPECL	No requirement	10 ns *	10 years (100°C)

Note: \*The maximum input rise/fall time is related to the noise induced into the input buffer trace. If the noise is low, then the rise time and fall time of input buffers can be increased beyond the maximum value. The longer the rise/fall times, the more susceptible the input signal is to the board noise. Microsemi recommends signal integrity evaluation/characterization of the system to ensure that there is no excessive noise coupling into input signals.



## **Timing Characteristics**

#### Table 2-50 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew

Commercial-Case Conditions:  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Advanced I/O Banks

Drive Strength	Equiv. Software Default Drive Strength Option <sup>1</sup>	Speed Grade	t <sub>dout</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>zH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>zLS</sub>	t <sub>zHS</sub>	Units
100 µA	4 mA	Std.	0.60	11.84	0.04	1.02	0.43	11.84	10.00	4.10	4.04	15.23	13.40	ns
		-1	0.51	10.07	0.04	0.86	0.36	10.07	8.51	3.48	3.44	12.96	11.40	ns
		-2	0.45	8.84	0.03	0.76	0.32	8.84	7.47	3.06	3.02	11.38	10.00	ns
100 µA	6 mA	Std.	0.60	7.59	0.04	1.02	0.43	7.59	6.18	4.62	4.95	10.98	9.57	ns
		-1	0.51	6.45	0.04	0.86	0.36	6.45	5.25	3.93	4.21	9.34	8.14	ns
		-2	0.45	5.67	0.03	0.76	0.32	5.67	4.61	3.45	3.70	8.20	7.15	ns
100 µA	8 mA	Std.	0.60	7.59	0.04	1.02	0.43	7.59	6.18	4.62	4.95	10.98	9.57	ns
		-1	0.51	6.45	0.04	0.86	0.36	6.45	5.25	3.93	4.21	9.34	8.14	ns
		-2	0.45	5.67	0.03	0.76	0.32	5.67	4.61	3.45	3.70	8.20	7.15	ns
100 µA	12 mA	Std.	0.60	5.46	0.04	1.02	0.43	5.46	4.29	4.97	5.54	8.86	7.68	ns
		-1	0.51	4.65	0.04	0.86	0.36	4.65	3.65	4.22	4.71	7.53	6.54	ns
		-2	0.45	4.08	0.03	0.76	0.32	4.08	3.20	3.71	4.14	6.61	5.74	ns
100 µA	16 mA	Std.	0.60	5.15	0.04	1.02	0.43	5.15	3.89	5.04	5.69	8.55	7.29	ns
		-1	0.51	4.38	0.04	0.86	0.36	4.38	3.31	4.29	4.84	7.27	6.20	ns
		-2	0.45	3.85	0.03	0.76	0.32	3.85	2.91	3.77	4.25	6.38	5.44	ns
100 µA	24 mA	Std.	0.60	4.75	0.04	1.02	0.43	4.75	3.22	5.14	6.28	8.15	6.61	ns
		-1	0.51	4.04	0.04	0.86	0.36	4.04	2.74	4.37	5.34	6.93	5.62	ns
		-2	0.45	3.55	0.03	0.76	0.32	3.55	2.40	3.84	4.69	6.09	4.94	ns

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. Software default selection highlighted in gray.

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



### **Timing Characteristics**

#### Table 2-60 • 2.5 V LVCMOS High Slew

Commercial-Case Conditions:  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Advanced I/O Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>zL</sub>	t <sub>zH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zHS</sub>	Units
4 mA	Std.	0.60	8.66	0.04	1.31	0.43	7.83	8.66	2.68	2.30	10.07	10.90	ns
	-1	0.51	7.37	0.04	1.11	0.36	6.66	7.37	2.28	1.96	8.56	9.27	ns
	-2	0.45	6.47	0.03	0.98	0.32	5.85	6.47	2.00	1.72	7.52	8.14	ns
6 mA	Std.	0.60	5.17	0.04	1.31	0.43	5.04	5.17	3.05	3.00	7.27	7.40	ns
	-1	0.51	4.39	0.04	1.11	0.36	4.28	4.39	2.59	2.55	6.19	6.30	ns
	-2	0.45	3.86	0.03	0.98	0.32	3.76	3.86	2.28	2.24	5.43	5.53	ns
8 mA	Std.	0.60	5.17	0.04	1.31	0.43	5.04	5.17	3.05	3.00	7.27	7.40	ns
	-1	0.51	4.39	0.04	1.11	0.36	4.28	4.39	2.59	2.55	6.19	6.30	ns
	-2	0.45	3.86	0.03	0.98	0.32	3.76	3.86	2.28	2.24	5.43	5.53	ns
12 mA	Std.	0.60	3.56	0.04	1.31	0.43	3.63	3.43	3.30	3.44	5.86	5.67	ns
	-1	0.51	3.03	0.04	1.11	0.36	3.08	2.92	2.81	2.92	4.99	4.82	ns
	-2	0.45	2.66	0.03	0.98	0.32	2.71	2.56	2.47	2.57	4.38	4.23	ns
16 mA	Std.	0.60	3.35	0.04	1.31	0.43	3.41	3.06	3.36	3.55	5.65	5.30	ns
	-1	0.51	2.85	0.04	1.11	0.36	2.90	2.60	2.86	3.02	4.81	4.51	ns
	-2	0.45	2.50	0.03	0.98	0.32	2.55	2.29	2.51	2.65	4.22	3.96	ns
24 mA	Std.	0.60	3.09	0.04	1.31	0.43	3.15	2.44	3.44	4.00	5.38	4.68	ns
	-1	0.51	2.63	0.04	1.11	0.36	2.68	2.08	2.92	3.40	4.58	3.98	ns
	-2	0.45	2.31	0.03	0.98	0.32	2.35	1.82	2.57	2.98	4.02	3.49	ns

Notes:

1. Software default selection highlighted in gray.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.




# Table 2-68 • Minimum and Maximum DC Input and Output Levels Applicable to Standard I/O Banks

1.8 V LVCMOS		VIL	ИН		VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL¹	IIH <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μA <sup>4</sup>	μA <sup>4</sup>
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI – 0.45	2	2	9	11	10	10
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI – 0.45	4	4	17	22	10	10

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.

- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
- 3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.



#### Figure 2-9 • AC Loading

#### Table 2-69 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C <sub>LOAD</sub> (pF)
0	1.8	0.9	35

Note: \*Measuring point = Vtrip\_See Table 2-22 on page 2-22 for a complete table of trip points.



#### Table 2-75 • 1.8 V LVCMOS Low Slew

Commercial-Case Conditions:  $T_J$  = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Standard I/O Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>zH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
2 mA	Std.	0.66	15.01	0.04	1.20	0.43	13.15	15.01	1.99	1.99	ns
	-1	0.56	12.77	0.04	1.02	0.36	11.19	12.77	1.70	1.70	ns
	-2	0.49	11.21	0.03	0.90	0.32	9.82	11.21	1.49	1.49	ns
4 mA	Std.	0.66	10.10	0.04	1.20	0.43	9.55	10.10	2.41	2.37	ns
	-1	0.56	8.59	0.04	1.02	0.36	8.13	8.59	2.05	2.02	ns
	-2	0.49	7.54	0.03	0.90	0.32	7.13	7.54	1.80	1.77	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

## 1.5 V LVCMOS (JESD8-11)

Low-Voltage CMOS for 1.5 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 1.5 V applications. It uses a 1.5 V input buffer and a push-pull output buffer.

# Table 2-76 • Minimum and Maximum DC Input and Output Levels Applicable to Advanced I/O Banks

1.5 V LVCMOS		VIL	VIH		VOL	VOH	IOL	юн	IOSL	IOSH	IIL¹	IIH <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max., V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μA <sup>4</sup>	μA <sup>4</sup>
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	2	2	16	13	10	10
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	4	4	33	25	10	10
6 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	6	6	39	32	10	10
8 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	8	8	55	66	10	10
12 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	12	12	55	66	10	10

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

4. Currents are measured at 85°C junction temperature.

5. Software default selection highlighted in gray.



## Output Enable Register




Figure 2-19 • Output Enable Register Timing Diagram






Figure 2-23 •	Output D	DR Timing Diagram
---------------	----------	-------------------

## **Timing Characteristics**

### Table 2-104 • Output DDR Propagation Delays


Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	-2	-1	Std.	Units
t <sub>DDROCLKQ</sub>	Clock-to-Out of DDR for Output DDR	0.70	0.80	0.94	ns
t <sub>DDROSUD1</sub>	Data_F Data Setup for Output DDR	0.38	0.43	0.51	ns
t <sub>DDROSUD2</sub>	Data_R Data Setup for Output DDR	0.38	0.43	0.51	ns
t <sub>DDROHD1</sub>	Data_F Data Hold for Output DDR	0.00	0.00	0.00	ns
t <sub>DDROHD2</sub>	Data_R Data Hold for Output DDR	0.00	0.00	0.00	ns
t <sub>DDROCLR2Q</sub>	Asynchronous Clear-to-Out for Output DDR	0.80	0.91	1.07	ns
t <sub>DDROREMCLR</sub>	Asynchronous Clear Removal Time for Output DDR	0.00	0.00	0.00	ns
t <sub>DDRORECCLR</sub>	Asynchronous Clear Recovery Time for Output DDR	0.22	0.25	0.30	ns
t <sub>DDROWCLR1</sub>	Asynchronous Clear Minimum Pulse Width for Output DDR	0.22	0.25	0.30	ns
t <sub>DDROCKMPWH</sub>	Clock Minimum Pulse Width High for the Output DDR	0.36	0.41	0.48	ns
t <sub>DDROCKMPWL</sub>	Clock Minimum Pulse Width Low for the Output DDR	0.32	0.37	0.43	ns
F <sub>DDOMAX</sub>	Maximum Frequency for the Output DDR	350	309	263	MHz

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



## Timing Waveforms











Figure 2-32 • RAM Read for Pipelined Output. Applicable to Both RAM4K9 and RAM512x18.




## Timing Waveforms












QN132				
Pin Number A3P030 Function				
C17	IO51RSB1			
C18	NC			
C19	ТСК			
C20	NC			
C21	VPUMP			
C22	VJTAG			
C23	NC			
C24	NC			
C25	NC			
C26	GDB0/IO38RSB0			
C27	NC			
C28	VCCIB0			
C29	IO32RSB0			
C30	IO29RSB0			
C31	IO28RSB0			
C32	IO25RSB0			
C33	NC			
C34	NC			
C35	VCCIB0			
C36	IO17RSB0			
C37	IO14RSB0			
C38	IO11RSB0			
C39	IO07RSB0			
C40	IO04RSB0			
D1	GND			
D2	GND			
D3	GND			
D4	GND			

## **CS121 – Bottom View**



Note: The die attach paddle center of the package is tied to ground (GND).

## Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.



CS121				
Pin Number A3P060 Function				
K10	VPUMP			
K11	GDB1/IO47RSB0			
L1	VMV1			
L2	GNDQ			
L3	IO65RSB1			
L4	IO63RSB1			
L5	IO61RSB1			
L6	IO58RSB1			
L7	IO57RSB1			
L8	IO55RSB1			
L9	GNDQ			
L10	GDA0/IO50RSB0			
L11	VMV1			

## 🌜 Microsemi.

FG144		FG144		FG144		
Pin Number	A3P125 Function	Pin Number	A3P125 Function	Pin Number	A3P125 Function	
A1	GNDQ	D1	IO128RSB1	G1	GFA1/IO121RSB1	
A2	VMV0	D2	IO129RSB1	G2	GND	
A3	GAB0/IO02RSB0	D3	IO130RSB1	G3	VCCPLF	
A4	GAB1/IO03RSB0	D4	GAA2/IO67RSB1	G4	GFA0/IO122RSB1	
A5	IO11RSB0	D5	GAC0/IO04RSB0	G5	GND	
A6	GND	D6	GAC1/IO05RSB0	G6	GND	
A7	IO18RSB0	D7	GBC0/IO35RSB0	G7	GND	
A8	VCC	D8	GBC1/IO36RSB0	G8	GDC1/IO61RSB0	
A9	IO25RSB0	D9	GBB2/IO43RSB0	G9	IO48RSB0	
A10	GBA0/IO39RSB0	D10	IO28RSB0	G10	GCC2/IO59RSB0	
A11	GBA1/IO40RSB0	D11	IO44RSB0	G11	IO47RSB0	
A12	GNDQ	D12	GCB1/IO53RSB0	G12	GCB2/IO58RSB0	
B1	GAB2/IO69RSB1	E1	VCC	H1	VCC	
B2	GND	E2	GFC0/IO125RSB1	H2	GFB2/IO119RSB1	
B3	GAA0/IO00RSB0	E3	GFC1/IO126RSB1	H3	GFC2/IO118RSB1	
B4	GAA1/IO01RSB0	E4	VCCIB1	H4	GEC1/IO112RSB1	
B5	IO08RSB0	E5	IO68RSB1	H5	VCC	
B6	IO14RSB0	E6	VCCIB0	H6	IO50RSB0	
B7	IO19RSB0	E7	VCCIB0	H7	IO60RSB0	
B8	IO22RSB0	E8	GCC1/IO51RSB0	H8	GDB2/IO71RSB1	
B9	GBB0/IO37RSB0	E9	VCCIB0	Н9	GDC0/IO62RSB0	
B10	GBB1/IO38RSB0	E10	VCC	H10	VCCIB0	
B11	GND	E11	GCA0/IO56RSB0	H11	IO49RSB0	
B12	VMV0	E12	IO46RSB0	H12	VCC	
C1	IO132RSB1	F1	GFB0/IO123RSB1	J1	GEB1/IO110RSB1	
C2	GFA2/IO120RSB1	F2	VCOMPLF	J2	IO115RSB1	
C3	GAC2/IO131RSB1	F3	GFB1/IO124RSB1	J3	VCCIB1	
C4	VCC	F4	IO127RSB1	J4	GEC0/IO111RSB1	
C5	IO10RSB0	F5	GND	J5	IO116RSB1	
C6	IO12RSB0	F6	GND	J6	IO117RSB1	
C7	IO21RSB0	F7	GND	J7	VCC	
C8	IO24RSB0	F8	GCC0/IO52RSB0	J8	ТСК	
C9	IO27RSB0	F9	GCB0/IO54RSB0	J9	GDA2/IO70RSB1	
C10	GBA2/IO41RSB0	F10	GND	J10	TDO	
C11	IO42RSB0	F11	GCA1/IO55RSB0	J11	GDA1/IO65RSB0	
C12	GBC2/IO45RSB0	F12	GCA2/IO57RSB0	J12	GDB1/IO63RSB0	

## **Microsemi**

FG484				
Pin Number A3P400 Function				
Y15	VCC			
Y16	NC			
Y17	NC			
Y18	GND			
Y19	NC			
Y20	NC			
Y21	NC			
Y22	VCCIB1			
AA1	GND			
AA2	VCCIB3			
AA3	NC			
AA4	NC			
AA5	NC			
AA6	NC			
AA7	NC			
AA8	NC			
AA9	NC			
AA10	NC			
AA11	NC			
AA12	NC			
AA13	NC			
AA14	NC			
AA15	NC			
AA16	NC			
AA17	NC			
AA18	NC			
AA19	NC			
AA20	NC			
AA21	VCCIB1			
AA22	GND			
AB1	GND			
AB2	GND			
AB3	VCCIB2			
AB4	NC			
AB5	NC			
AB6	IO121RSB2			

FG484			
Pin Number	A3P400 Function		
AB7	IO119RSB2		
AB8	IO114RSB2		
AB9	IO109RSB2		
AB10	NC		
AB11	NC		
AB12	IO104RSB2		
AB13	IO103RSB2		
AB14	NC		
AB15	NC		
AB16	IO91RSB2		
AB17	IO90RSB2		
AB18	NC		
AB19	NC		
AB20	VCCIB2		
AB21	GND		
AB22	GND		

## 🌜 Microsemi.

FG484		FG484		FG484		
Pin Number	A3P1000 Function	Pin Number	A3P1000 Function	Pin Number A3P1000 Functi		
K19	IO88NDB1	M11	GND	P3	IO199NDB3	
K20	IO94NPB1	M12	GND	P4	IO202NDB3	
K21	IO98NDB1	M13	GND	P5	IO202PDB3	
K22	IO98PDB1	M14	VCC	P6	IO196PPB3	
L1	NC	M15	GCB2/IO95PPB1	P7	IO193PPB3	
L2	IO200PDB3	M16	GCA1/IO93PPB1	P8	VCCIB3	
L3	IO210NPB3	M17	GCC2/IO96PPB1	P9	GND	
L4	GFB0/IO208NPB3	M18	IO100PPB1	P10	VCC	
L5	GFA0/IO207NDB3	M19	GCA2/IO94PPB1	P11	VCC	
L6	GFB1/IO208PPB3	M20	IO101PPB1	P12	VCC	
L7	VCOMPLF	M21	IO99PPB1	P13	VCC	
L8	GFC0/IO209NPB3	M22	NC	P14	GND	
L9	VCC	N1	IO201NDB3	P15	VCCIB1	
L10	GND	N2	IO201PDB3	P16	GDB0/IO112NPB1	
L11	GND	N3	NC	P17	IO106NDB1	
L12	GND	N4	GFC2/IO204PDB3	P18	IO106PDB1	
L13	GND	N5	IO204NDB3	P19	IO107PDB1	
L14	VCC	N6	IO203NDB3	P20	NC	
L15	GCC0/IO91NPB1	N7	IO203PDB3	P21	IO104PDB1	
L16	GCB1/IO92PPB1	N8	VCCIB3	P22	IO103NDB1	
L17	GCA0/IO93NPB1	N9	VCC	R1	NC	
L18	IO96NPB1	N10	GND	R2	IO197PPB3	
L19	GCB0/IO92NPB1	N11	GND	R3	VCC	
L20	IO97PDB1	N12	GND	R4	IO197NPB3	
L21	IO97NDB1	N13	GND	R5	IO196NPB3	
L22	IO99NPB1	N14	VCC	R6	IO193NPB3	
M1	NC	N15	VCCIB1	R7	GEC0/IO190NPB3	
M2	IO200NDB3	N16	IO95NPB1	R8	VMV3	
M3	IO206NDB3	N17	IO100NPB1	R9	VCCIB2	
M4	GFA2/IO206PDB3	N18	IO102NDB1	R10	VCCIB2	
M5	GFA1/IO207PDB3	N19	IO102PDB1	R11	IO147RSB2	
M6	VCCPLF	N20	NC	R12	IO136RSB2	
M7	IO205NDB3	N21	IO101NPB1	R13	VCCIB2	
M8	GFB2/IO205PDB3	N22	IO103PDB1	R14	VCCIB2	
M9	VCC	P1	NC	R15	VMV2	
M10	GND	P2	IO199PDB3	R16	IO110NDB1	



Revision	Changes	Page
Revision 10 (September 2011)	The "In-System Programming (ISP) and Security" section and Security section were revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement the best security available in the industry (SAR 32865).	I
	The value of 34 I/Os for the QN48 package in A3P030 was added to the "I/Os Per Package 1" section (SAR 33907).	
	The Y security option and Licensed DPA Logo were added to the "ProASIC3 Ordering Information" section. The trademarked Licensed DPA Logo identifies that a product is covered by a DPA counter-measures license from Cryptography Research (SAR 32151).	IV
	The "Specifying I/O States During Programming" section is new (SAR 21281).	1-7
	In Table 2-2 • Recommended Operating Conditions 1, VPUMP programming voltage in programming mode was changed from "3.0 to 3.6" to "3.15 to 3.45" (SAR 30666). It was corrected in v2.0 of this datasheet in April 2007 but inadvertently changed back to "3.0 to 3.6 V" in v1.4 in August 2009. The following changes were made to Table 2-2 • Recommended Operating Conditions 1: VCCPLL analog power supply (PLL) was changed from "1.4 to 1.6" to "1.425 to 1.575" (SAR 33850).	2-2
	For VCCI and VMV, values for 3.3 V DC and 3.3 V DC Wide Range were corrected. The correct value for 3.3 V DC is "3.0 to 3.6 V" and the correct value for 3.3 V Wide Range is "2.7 to 3.6" (SAR 33848).	
	Table 2-25 • Summary of I/O Timing Characteristics—Software Default Settings was update to restore values to the correct columns. Previously the Slew Rate column was missing and data were aligned incorrectly (SAR 34034).	2-24
	The notes regarding drive strength in the "Summary of I/O Timing Characteristics – Default I/O Software Settings" section and "3.3 V LVCMOS Wide Range" section tables were revised for clarification. They now state that the minimum drive strength for the default software configuration when run in wide range is $\pm 100 \ \mu$ A. The drive strength displayed in software is supported in normal range only. For a detailed I/V curve, refer to the IBIS models (SAR 25700).	2-22, 2-39

Revision	Changes	Page
Revision 9 (Oct 2009) Product Brief v1.3	The CS121 package was added to table under "Features and Benefits" section, the "I/Os Per Package 1" table, Table 1 • ProASIC3 FPGAs Package Sizes Dimensions, "ProASIC3 Ordering Information", and the "Temperature Grade Offerings" table.	I – IV
	"ProASIC3 Ordering Information" was revised to include the fact that some RoHS compliant packages are halogen-free.	IV
Packaging v1.5	The "CS121 – Bottom View" figure and pin table for A3P060 are new.	4-15
Revision 8 (Aug 2009) Product Brief v1.2	All references to M7 devices (CoreMP7) and speed grade –F were removed from this document.	N/A
	Table 1-1 I/O Standards supported is new.	1-7
	The I/Os with Advanced I/O Standards section was revised to add definitions of hot-swap and cold-sparing.	1-7
DC and Switching Characteristics v1.4	$3.3~\rm V$ LVCMOS and $1.2~\rm V$ LVCMOS Wide Range support was added to the datasheet. This affects all tables that contained $3.3~\rm V$ LVCMOS and $1.2~\rm V$ LVCMOS data.	N/A
	$\rm I_{\rm IL}$ and $\rm I_{\rm IH}$ input leakage current information was added to all "Minimum and Maximum DC Input and Output Levels" tables.	N/A
	-F was removed from the datasheet. The speed grade is no longer supported.	N/A
	The notes in Table 2-2 • Recommended Operating Conditions 1 were updated.	2-2
	Table 2-4 • Overshoot and Undershoot Limits 1 was updated.	2-3
	Table 2-6 • Temperature and Voltage Derating Factors for Timing Delays was updated.	2-6
	In Table 2-116 • RAM4K9, the following specifications were removed: t <sub>WRO</sub> t <sub>CCKH</sub>	2-96
	In Table 2-117 • RAM512X18, the following specifications were removed: t <sub>WRO</sub> t <sub>CCKH</sub>	2-97
	In the title of Table 2-74 • 1.8 V LVCMOS High Slew, VCCI had a typo. It was changed from 3.0 V to 1.7 V.	2-58
Revision 7 (Feb 2009) Product Brief v1.1	The "Advanced I/O" section was revised to add a bullet regarding wide range power supply voltage support.	I
	The table under "Features and Benefits" section, was updated to include a value for typical equivalent macrocells for A3P250.	I
	The QN48 package was added to the following tables: the table under "Features and Benefits" section, "I/Os Per Package 1" "ProASIC3 FPGAs Package Sizes Dimensions", and "Temperature Grade Offerings".	N/A
	The number of singled-ended I/Os for QN68 was added to the "I/Os Per Package 1" table.	
	The Wide Range I/O Support section is new.	1-7
Revision 6 (Dec 2008)	The "QN48 – Bottom View" section is new.	4-1
Packaging v1.4	The "QN68" pin table for A3P030 is new.	4-5

Revision	Changes	Page
Advance v0.2,	Table 2-43 was updated.	2-64
(continued)	Table 2-18 was updated.	2-45
	Pin descriptions in the "JTAG Pins" section were updated.	2-51
	The "User I/O Naming Convention" section was updated.	2-48
	Table 3-7 was updated.	3-6
	The "Methodology" section was updated.	3-10
	Table 3-40 and Table 3-39 were updated.	3-33,3-32
	The A3P250 "100-Pin VQFP*" pin table was updated.	4-14
	The A3P250 "208-Pin PQFP*" pin table was updated.	4-23
	The A3P1000 "208-Pin PQFP*" pin table was updated.	4-29
	The A3P250 "144-Pin FBGA*" pin table was updated.	4-36
	The A3P1000 "144-Pin FBGA*" pin table was updated.	4-32
	The A3P250 "256-Pin FBGA*" pin table was updated.	4-45
	The A3P1000 "256-Pin FBGA*" pin table was updated.	4-54
	The A3P1000 "484-Pin FBGA*" pin table was updated.	4-68