

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

ĿХF

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	36864
Number of I/O	97
Number of Gates	250000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LBGA
Supplier Device Package	144-FPBGA (13x13)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/m1a3p250-fgg144

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong






Figure 2-2 • I/O State as a Function of VCCI and VCC Voltage Levels

## Package Thermal Characteristics

The device junction-to-case thermal resistivity is  $\theta_{jc}$  and the junction-to-ambient air thermal resistivity is  $\theta_{ja}$ . The thermal characteristics for  $\theta_{ia}$  are shown for two air flow rates.

2-5



#### Table 2-11 • Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings<sup>1</sup> Applicable to Advanced I/O Banks

	C <sub>LOAD</sub> (pF)	C <sub>LOAD</sub> (pF) VCCI (V) Static Power		Dynamic Power PAC10 (µW/MHz) <sup>3</sup>
Single-Ended				
3.3 V LVTTL / 3.3 V LVCMOS	35	3.3	-	468.67
3.3 V LVCMOS Wide Range <sup>4</sup>	35	3.3	-	468.67
2.5 V LVCMOS	35	2.5	-	267.48
1.8 V LVCMOS	35	1.8	-	149.46
1.5 V LVCMOS (JESD8-11)	35	1.5	-	103.12
3.3 V PCI	10	3.3	-	201.02
3.3 V PCI-X	10	3.3	-	201.02
Differential				
LVDS	_	2.5	7.74	88.92
LVPECL	_	3.3	19.54	166.52

Notes:

1. Dynamic power consumption is given for standard load and software default drive strength and output slew.

2. PDC3 is the static power (where applicable) measured on VCCI.

3. PAC10 is the total dynamic power measured on VCC and VCCI.

4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.

#### Table 2-12 • Summary of I/O Output Buffer Power (Per Pin) – Default I/O Software Settings<sup>1</sup> Applicable to Standard Plus I/O Banks

	C <sub>LOAD</sub> (pF)	VCCI (V)	Static Power PDC3 (mW) <sup>2</sup>	Dynamic Power PAC10 (µW/MHz) <sup>3</sup>
Single-Ended				
3.3 V LVTTL / 3.3 V LVCMOS	35	3.3	-	452.67
3.3 V LVCMOS Wide Range <sup>4</sup>	35	3.3	-	452.67
2.5 V LVCMOS	35	2.5	-	258.32
1.8 V LVCMOS	35	1.8	-	133.59
1.5 V LVCMOS (JESD8-11)	35	1.5	-	92.84
3.3 V PCI	10	3.3	-	184.92
3.3 V PCI-X	10	3.3	-	184.92

Notes:

1. Dynamic power consumption is given for standard load and software default drive strength and output slew.

2.  $P_{DC3}$  is the static power (where applicable) measured on VMV.

3. P<sub>AC10</sub> is the total dynamic power measured on VCC and VMV.

4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.






Figure 2-5 • Output Buffer Model and Delays (Example)

# Summary of I/O Timing Characteristics – Default I/O Software Settings

# Table 2-22 • Summary of AC Measuring Points

Standard	Measuring Trip Point (V <sub>trip</sub> )
3.3 V LVTTL / 3.3 V LVCMOS	1.4 V
3.3 V LVCMOS Wide Range	1.4 V
2.5 V LVCMOS	1.2 V
1.8 V LVCMOS	0.90 V
1.5 V LVCMOS	0.75 V
3.3 V PCI	0.285 * VCCI (RR)
	0.615 * VCCI (FF)
3.3 V PCI-X	0.285 * VCCI (RR)
	0.615 * VCCI (FF)

### Table 2-23 • I/O AC Parameter Definitions

Parameter	Parameter Definition
t <sub>DP</sub>	Data to Pad delay through the Output Buffer
t <sub>PY</sub>	Pad to Data delay through the Input Buffer
t <sub>DOUT</sub>	Data to Output Buffer delay through the I/O interface
t <sub>EOUT</sub>	Enable to Output Buffer Tristate Control delay through the I/O interface
t <sub>DIN</sub>	Input Buffer to Data delay through the I/O interface
t <sub>HZ</sub>	Enable to Pad delay through the Output Buffer—High to Z
t <sub>ZH</sub>	Enable to Pad delay through the Output Buffer—Z to High
t <sub>LZ</sub>	Enable to Pad delay through the Output Buffer—Low to Z
t <sub>ZL</sub>	Enable to Pad delay through the Output Buffer—Z to Low
t <sub>ZHS</sub>	Enable to Pad delay through the Output Buffer with delayed enable—Z to High
t <sub>ZLS</sub>	Enable to Pad delay through the Output Buffer with delayed enable—Z to Low

#### Table 2-34 • I/O Short Currents IOSH/IOSL Applicable to Standard I/O Banks

	Drive Strength	IOSL (mA) <sup>1</sup>	IOSH (mA) <sup>1</sup>
3.3 V LVTTL / 3.3 V LVCMOS	2 mA	27	25
	4 mA	27	25
	6 mA	54	51
	8 mA	54	51
3.3 V LVCMOS Wide Range <sup>2</sup>	100 µA	Same as regular 3.3 V LVCMOS	Same as regular 3.3 V LVCMOS
2.5 V LVCMOS	2 mA	18	16
	4 mA	18	16
	6 mA	37	32
	8 mA	37	32
1.8 V LVCMOS	2 mA	11	9
	4 mA	22	17
1.5 V LVCMOS	2 mA	16	13

Notes:

- 1.  $T_{.1} = 100^{\circ}C$
- Applicable to 3.3 V LVCMOS Wide Range. I<sub>OSL</sub>/I<sub>OSH</sub> dependent on the I/O buffer drive strength selected for wide range applications. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

The length of time an I/O can withstand IOSH/IOSL events depends on the junction temperature. The reliability data below is based on a 3.3 V, 12 mA I/O setting, which is the worst case for this type of analysis.

For example, at 100°C, the short current condition would have to be sustained for more than six months to cause a reliability concern. The I/O design does not contain any short circuit protection, but such protection would only be needed in extremely prolonged stress conditions.

#### Table 2-35 • Duration of Short Circuit Event Before Failure

Temperature	Time before Failure
–40°C	> 20 years
0°C	> 20 years
25°C	> 20 years
70°C	5 years
85°C	2 years
100°C	0.5 years

#### Table 2-36 • I/O Input Rise Time, Fall Time, and Related I/O Reliability

Input Buffer	Input Rise/Fall Time (min)	Reliability		
LVTTL/LVCMOS	No requirement	10 ns *	20 years (110°C)	
LVDS/B-LVDS/ M-LVDS/LVPECL	No requirement	10 ns *	10 years (100°C)	

Note: \*The maximum input rise/fall time is related to the noise induced into the input buffer trace. If the noise is low, then the rise time and fall time of input buffers can be increased beyond the maximum value. The longer the rise/fall times, the more susceptible the input signal is to the board noise. Microsemi recommends signal integrity evaluation/characterization of the system to ensure that there is no excessive noise coupling into input signals.

#### Table 2-55 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Standard I/O Banks

Drive Strength	Equiv. Software Default Drive Strength Option <sup>1</sup>	Speed Grade	t <sub>dout</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>zн</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
100 µA	2 mA	Std.	0.60	14.64	0.04	1.52	0.43	14.64	12.97	3.21	3.15	ns
		-1	0.51	12.45	0.04	1.29	0.36	12.45	11.04	2.73	2.68	ns
		-2	0.45	10.93	0.03	1.13	0.32	10.93	9.69	2.39	2.35	ns
100 µA	4 mA	Std.	0.60	14.64	0.04	1.52	0.43	14.64	12.97	3.21	3.15	ns
		-1	0.51	12.45	0.04	1.29	0.36	12.45	11.04	2.73	2.68	ns
		-2	0.45	10.93	0.03	1.13	0.32	10.93	9.69	2.39	2.35	ns
100 µA	6 mA	Std.	0.60	10.16	0.04	1.52	0.43	10.16	9.08	3.71	3.98	ns
		-1	0.51	8.64	0.04	1.29	0.36	8.64	7.73	3.15	3.39	ns
		-2	0.45	7.58	0.03	1.13	0.32	7.58	6.78	2.77	2.97	ns
100 µA	8 mA	Std.	0.60	10.16	0.04	1.52	0.43	10.16	9.08	3.71	3.98	ns
		-1	0.51	8.64	0.04	1.29	0.36	8.64	7.73	3.15	3.39	ns
		-2	0.45	7.58	0.03	1.13	0.32	7.58	6.78	2.77	2.97	ns

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is  $\pm 100 \ \mu$ A. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



### **Timing Characteristics**

#### Table 2-80 • 1.5 V LVCMOS High Slew

Commercial-Case Conditions:  $T_J$  = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V Applicable to Advanced I/O Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>zH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>zLS</sub>	t <sub>zHS</sub>	Units
2 mA	Std.	0.66	8.36	0.04	1.44	0.43	6.82	8.36	3.39	2.77	9.06	10.60	ns
	-1	0.56	7.11	0.04	1.22	0.36	5.80	7.11	2.88	2.35	7.71	9.02	ns
	-2	0.49	6.24	0.03	1.07	0.32	5.10	6.24	2.53	2.06	6.76	7.91	ns
4 mA	Std.	0.66	5.31	0.04	1.44	0.43	4.85	5.31	3.74	3.40	7.09	7.55	ns
	-1	0.56	4.52	0.04	1.22	0.36	4.13	4.52	3.18	2.89	6.03	6.42	ns
	-2	0.49	3.97	0.03	1.07	0.32	3.62	3.97	2.79	2.54	5.29	5.64	ns
6 mA	Std.	0.66	4.67	0.04	1.44	0.43	4.55	4.67	3.82	3.56	6.78	6.90	ns
	-1	0.56	3.97	0.04	1.22	0.36	3.87	3.97	3.25	3.03	5.77	5.87	ns
	-2	0.49	3.49	0.03	1.07	0.32	3.40	3.49	2.85	2.66	5.07	5.16	ns
8 mA	Std.	0.66	4.08	0.04	1.44	0.43	4.15	3.58	3.94	4.20	6.39	5.81	ns
	-1	0.56	3.47	0.04	1.22	0.36	3.53	3.04	3.36	3.58	5.44	4.95	ns
	-2	0.49	3.05	0.03	1.07	0.32	3.10	2.67	2.95	3.14	4.77	4.34	ns
12 mA	Std.	0.66	4.08	0.04	1.44	0.43	4.15	3.58	3.94	4.20	6.39	5.81	ns
	-1	0.56	3.47	0.04	1.22	0.36	3.53	3.04	3.36	3.58	5.44	4.95	ns
	-2	0.49	3.05	0.03	1.07	0.32	3.10	2.67	2.95	3.14	4.77	4.34	ns

Notes:

1. Software default selection highlighted in gray.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



Parameter Name	Parameter Definition	Measuring Nodes (from, to)*
t <sub>oclkq</sub>	Clock-to-Q of the Output Data Register	HH, DOUT
tosud	Data Setup Time for the Output Data Register	FF, HH
t <sub>OHD</sub>	Data Hold Time for the Output Data Register	FF, HH
tosue	Enable Setup Time for the Output Data Register	GG, HH
t <sub>OHE</sub>	Enable Hold Time for the Output Data Register	GG, HH
t <sub>OCLR2Q</sub>	Asynchronous Clear-to-Q of the Output Data Register	LL, DOUT
t <sub>OREMCLR</sub>	Asynchronous Clear Removal Time for the Output Data Register	LL, HH
t <sub>ORECCLR</sub>	Asynchronous Clear Recovery Time for the Output Data Register	LL, HH
t <sub>oeclkq</sub>	Clock-to-Q of the Output Enable Register	HH, EOUT
toesud	Data Setup Time for the Output Enable Register	JJ, HH
t <sub>OEHD</sub>	Data Hold Time for the Output Enable Register	JJ, HH
tOESUE	Enable Setup Time for the Output Enable Register	KK, HH
t <sub>OEHE</sub>	Enable Hold Time for the Output Enable Register	KK, HH
t <sub>OECLR2Q</sub>	Asynchronous Clear-to-Q of the Output Enable Register	II, EOUT
t <sub>OEREMCLR</sub>	Asynchronous Clear Removal Time for the Output Enable Register	II, HH
t <sub>OERECCLR</sub>	Asynchronous Clear Recovery Time for the Output Enable Register	II, HH
t <sub>ICLKQ</sub>	Clock-to-Q of the Input Data Register	AA, EE
t <sub>ISUD</sub>	Data Setup Time for the Input Data Register	CC, AA
t <sub>IHD</sub>	Data Hold Time for the Input Data Register	CC, AA
t <sub>ISUE</sub>	Enable Setup Time for the Input Data Register	BB, AA
t <sub>IHE</sub>	Enable Hold Time for the Input Data Register	BB, AA
t <sub>ICLR2Q</sub>	Asynchronous Clear-to-Q of the Input Data Register	DD, EE
t <sub>IREMCLR</sub>	Asynchronous Clear Removal Time for the Input Data Register	DD, AA
t <sub>IRECCLR</sub>	Asynchronous Clear Recovery Time for the Input Data Register	DD, AA

#### Table 2-97 • Parameter Definition and Measuring Nodes

Note: \*See Figure 2-16 on page 2-71 for more information.



### **Timing Characteristics**

# Table 2-100 • Output Enable Register Propagation DelaysCommercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	-2	-1	Std.	Units
t <sub>OECLKQ</sub>	Clock-to-Q of the Output Enable Register	0.59	0.67	0.79	ns
t <sub>OESUD</sub>	Data Setup Time for the Output Enable Register	0.31	0.36	0.42	ns
t <sub>OEHD</sub>	Data Hold Time for the Output Enable Register	0.00	0.00	0.00	ns
t <sub>OESUE</sub>	Enable Setup Time for the Output Enable Register	0.44	0.50	0.58	ns
t <sub>OEHE</sub>	Enable Hold Time for the Output Enable Register	0.00	0.00	0.00	ns
t <sub>OECLR2Q</sub>	Asynchronous Clear-to-Q of the Output Enable Register	0.67	0.76	0.89	ns
t <sub>OEPRE2Q</sub>	Asynchronous Preset-to-Q of the Output Enable Register	0.67	0.76	0.89	ns
t <sub>OEREMCLR</sub>	Asynchronous Clear Removal Time for the Output Enable Register	0.00	0.00	0.00	ns
t <sub>OERECCLR</sub>	Asynchronous Clear Recovery Time for the Output Enable Register	0.22	0.25	0.30	ns
t <sub>OEREMPRE</sub>	Asynchronous Preset Removal Time for the Output Enable Register	0.00	0.00	0.00	ns
t <sub>OERECPRE</sub>	Asynchronous Preset Recovery Time for the Output Enable Register	0.22	0.25	0.30	ns
t <sub>OEWCLR</sub>	Asynchronous Clear Minimum Pulse Width for the Output Enable Register	0.22	0.25	0.30	ns
t <sub>OEWPRE</sub>	Asynchronous Preset Minimum Pulse Width for the Output Enable Register	0.22	0.25	0.30	ns
t <sub>OECKMPWH</sub>	Clock Minimum Pulse Width High for the Output Enable Register	0.36	0.41	0.48	ns
t <sub>OECKMPWL</sub>	Clock Minimum Pulse Width Low for the Output Enable Register	0.32	0.37	0.43	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



# **FIFO**




Figure 2-36 • FIFO Model



In critical applications, an upset in the JTAG circuit could allow entrance to an undesired JTAG state. In such cases, Microsemi recommends tying off TRST to GND through a resistor placed close to the FPGA pin.

Note that to operate at all VJTAG voltages, 500  $\Omega$  to 1 k $\Omega$  will satisfy the requirements.

# **Special Function Pins**

#### NC

#### No Connect

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

DC Do Not Connect

This pin should not be connected to any signals on the PCB. These pins should be left unconnected.

# **Related Documents**

# **User's Guides**

ProASIC FPGA Fabric User's Guide http://www.microsemi.com/soc/documents/PA3\_UG.pdf

# Packaging

The following documents provide packaging information and device selection for low power flash devices.

## **Product Catalog**

http://www.microsemi.com/soc/documents/ProdCat\_PIB.pdf

Lists devices currently recommended for new designs and the packages available for each member of the family. Use this document or the datasheet tables to determine the best package for your design, and which package drawing to use.

## Package Mechanical Drawings

http://www.microsemi.com/soc/documents/PckgMechDrwngs.pdf

This document contains the package mechanical drawings for all packages currently or previously supplied by Actel. Use the bookmarks to navigate to the package mechanical drawings.

Additional packaging materials are at http://www.microsemi.com/products/solutions/package/docs.aspx.

PQ208		PQ208		PQ208	
Pin Number	A3P400 Function	Pin Number	A3P400 Function	Pin Number	A3P400 Function
109	TRST	145	IO64PDB1	181	IO27RSB0
110	VJTAG	146	IO63NDB1	182	IO26RSB0
111	GDA0/IO79VDB1	147	IO63PDB1	183	IO25RSB0
112	GDA1/IO79UDB1	148	IO62NDB1	184	IO24RSB0
113	GDB0/IO78VDB1	149	GBC2/IO62PDB1	185	IO23RSB0
114	GDB1/IO78UDB1	150	IO61NDB1	186	VCCIB0
115	GDC0/IO77VDB1	151	GBB2/IO61PDB1	187	VCC
116	GDC1/IO77UDB1	152	IO60NDB1	188	IO21RSB0
117	IO76VDB1	153	GBA2/IO60PDB1	189	IO20RSB0
118	IO76UDB1	154	VMV1	190	IO19RSB0
119	IO75NDB1	155	GNDQ	191	IO18RSB0
120	IO75PDB1	156	GND	192	IO17RSB0
121	IO74RSB1	157	VMV0	193	IO16RSB0
122	GND	158	GBA1/IO59RSB0	194	IO15RSB0
123	VCCIB1	159	GBA0/IO58RSB0	195	GND
124	NC	160	GBB1/IO57RSB0	196	IO13RSB0
125	NC	161	GBB0/IO56RSB0	197	IO11RSB0
126	VCC	162	GND	198	IO09RSB0
127	IO72NDB1	163	GBC1/IO55RSB0	199	IO07RSB0
128	GCC2/IO72PDB1	164	GBC0/IO54RSB0	200	VCCIB0
129	GCB2/IO71PSB1	165	IO52RSB0	201	GAC1/IO05RSB0
130	GND	166	IO49RSB0	202	GAC0/IO04RSB0
131	GCA2/IO70PSB1	167	IO46RSB0	203	GAB1/IO03RSB0
132	GCA1/IO69PDB1	168	IO43RSB0	204	GAB0/IO02RSB0
133	GCA0/IO69NDB1	169	IO40RSB0	205	GAA1/IO01RSB0
134	GCB0/IO68NDB1	170	VCCIB0	206	GAA0/IO00RSB0
135	GCB1/IO68PDB1	171	VCC	207	GNDQ
136	GCC0/IO67NDB1	172	IO36RSB0	208	VMV0
137	GCC1/IO67PDB1	173	IO35RSB0		
138	IO66NDB1	174	IO34RSB0		
139	IO66PDB1	175	IO33RSB0		
140	VCCIB1	176	IO32RSB0		
141	GND	177	IO31RSB0		
142	VCC	178	GND		
143	IO65RSB1	179	IO29RSB0		
144	IO64NDB1	180	IO28RSB0		

PQ208		PQ208		PQ208	
Pin Number	A3P1000 Function	Pin Number	A3P1000 Function	Pin Number	A3P1000 Function
109	TRST	145	IO84PDB1	181	IO33RSB0
110	VJTAG	146	IO82NDB1	182	IO31RSB0
111	GDA0/IO113NDB1	147	IO82PDB1	183	IO29RSB0
112	GDA1/IO113PDB1	148	IO80NDB1	184	IO27RSB0
113	GDB0/IO112NDB1	149	GBC2/IO80PDB1	185	IO25RSB0
114	GDB1/IO112PDB1	150	IO79NDB1	186	VCCIB0
115	GDC0/IO111NDB1	151	GBB2/IO79PDB1	187	VCC
116	GDC1/IO111PDB1	152	IO78NDB1	188	IO22RSB0
117	IO109NDB1	153	GBA2/IO78PDB1	189	IO20RSB0
118	IO109PDB1	154	VMV1	190	IO18RSB0
119	IO106NDB1	155	GNDQ	191	IO16RSB0
120	IO106PDB1	156	GND	192	IO15RSB0
121	IO104PSB1	157	VMV0	193	IO14RSB0
122	GND	158	GBA1/IO77RSB0	194	IO13RSB0
123	VCCIB1	159	GBA0/IO76RSB0	195	GND
124	IO99NDB1	160	GBB1/IO75RSB0	196	IO12RSB0
125	IO99PDB1	161	GBB0/IO74RSB0	197	IO11RSB0
126	NC	162	GND	198	IO10RSB0
127	IO96NDB1	163	GBC1/IO73RSB0	199	IO09RSB0
128	GCC2/IO96PDB1	164	GBC0/IO72RSB0	200	VCCIB0
129	GCB2/IO95PSB1	165	IO70RSB0	201	GAC1/IO05RSB0
130	GND	166	IO67RSB0	202	GAC0/IO04RSB0
131	GCA2/IO94PSB1	167	IO63RSB0	203	GAB1/IO03RSB0
132	GCA1/IO93PDB1	168	IO60RSB0	204	GAB0/IO02RSB0
133	GCA0/IO93NDB1	169	IO57RSB0	205	GAA1/IO01RSB0
134	GCB0/IO92NDB1	170	VCCIB0	206	GAA0/IO00RSB0
135	GCB1/IO92PDB1	171	VCC	207	GNDQ
136	GCC0/IO91NDB1	172	IO54RSB0	208	VMV0
137	GCC1/IO91PDB1	173	IO51RSB0		
138	IO88NDB1	174	IO48RSB0		
139	IO88PDB1	175	IO45RSB0		
140	VCCIB1	176	IO42RSB0		
141	GND	177	IO40RSB0		
142	VCC	178	GND		
143	IO86PSB1	179	IO38RSB0		
144	IO84NDB1	180	IO35RSB0		

FG144		FG144		FG144	
Pin Number	A3P060 Function	Pin Number	A3P060 Function	Pin Number A3P060 Function	
A1	GNDQ	D1	IO91RSB1	G1	GFA1/IO84RSB1
A2	VMV0	D2	IO92RSB1	G2	GND
A3	GAB0/IO04RSB0	D3	IO93RSB1	G3	VCCPLF
A4	GAB1/IO05RSB0	D4	GAA2/IO51RSB1	G4	GFA0/IO85RSB1
A5	IO08RSB0	D5	GAC0/IO06RSB0	G5	GND
A6	GND	D6	GAC1/IO07RSB0	G6	GND
A7	IO11RSB0	D7	GBC0/IO19RSB0	G7	GND
A8	VCC	D8	GBC1/IO20RSB0	G8	GDC1/IO45RSB0
A9	IO16RSB0	D9	GBB2/IO27RSB0	G9	IO32RSB0
A10	GBA0/IO23RSB0	D10	IO18RSB0	G10	GCC2/IO43RSB0
A11	GBA1/IO24RSB0	D11	IO28RSB0	G11	IO31RSB0
A12	GNDQ	D12	GCB1/IO37RSB0	G12	GCB2/IO42RSB0
B1	GAB2/IO53RSB1	E1	VCC	H1	VCC
B2	GND	E2	GFC0/IO88RSB1	H2	GFB2/IO82RSB1
B3	GAA0/IO02RSB0	E3	GFC1/IO89RSB1	H3	GFC2/IO81RSB1
B4	GAA1/IO03RSB0	E4	VCCIB1	H4	GEC1/IO77RSB1
B5	IO00RSB0	E5	IO52RSB1	H5	VCC
B6	IO10RSB0	E6	VCCIB0	H6	IO34RSB0
B7	IO12RSB0	E7	VCCIB0	H7	IO44RSB0
B8	IO14RSB0	E8	GCC1/IO35RSB0	H8	GDB2/IO55RSB1
B9	GBB0/IO21RSB0	E9	VCCIB0	H9	GDC0/IO46RSB0
B10	GBB1/IO22RSB0	E10	VCC	H10	VCCIB0
B11	GND	E11	GCA0/IO40RSB0	H11	IO33RSB0
B12	VMV0	E12	IO30RSB0	H12	VCC
C1	IO95RSB1	F1	GFB0/IO86RSB1	J1	GEB1/IO75RSB1
C2	GFA2/IO83RSB1	F2	VCOMPLF	J2	IO78RSB1
C3	GAC2/IO94RSB1	F3	GFB1/IO87RSB1	J3	VCCIB1
C4	VCC	F4	IO90RSB1	J4	GEC0/IO76RSB1
C5	IO01RSB0	F5	GND	J5	IO79RSB1
C6	IO09RSB0	F6	GND	J6	IO80RSB1
C7	IO13RSB0	F7	GND	J7	VCC
C8	IO15RSB0	F8	GCC0/IO36RSB0	J8	ТСК
C9	IO17RSB0	F9	GCB0/IO38RSB0	J9	GDA2/IO54RSB1
C10	GBA2/IO25RSB0	F10	GND	J10	TDO
C11	IO26RSB0	F11	GCA1/IO39RSB0	J11	GDA1/IO49RSB0
C12	GBC2/IO29RSB0	F12	GCA2/IO41RSB0	J12	GDB1/IO47RSB0

FG256		FG256		FG256	
Pin Number	A3P1000 Function	Pin Number	A3P1000 Function	Pin Number	A3P1000 Function
H3	GFB1/IO208PPB3	K9	GND	M15	GDC1/IO111PDB1
H4	VCOMPLF	K10	GND	M16	IO107NDB1
H5	GFC0/IO209NPB3	K11	VCC	N1	IO194PSB3
H6	VCC	K12	VCCIB1	N2	IO192PPB3
H7	GND	K13	IO95NPB1	N3	GEC1/IO190PPB3
H8	GND	K14	IO100NPB1	N4	IO192NPB3
H9	GND	K15	IO102NDB1	N5	GNDQ
H10	GND	K16	IO102PDB1	N6	GEA2/IO187RSB2
H11	VCC	L1	IO202NDB3	N7	IO161RSB2
H12	GCC0/IO91NPB1	L2	IO202PDB3	N8	IO155RSB2
H13	GCB1/IO92PPB1	L3	IO196PPB3	N9	IO141RSB2
H14	GCA0/IO93NPB1	L4	IO193PPB3	N10	IO129RSB2
H15	IO96NPB1	L5	VCCIB3	N11	IO124RSB2
H16	GCB0/IO92NPB1	L6	GND	N12	GNDQ
J1	GFA2/IO206PSB3	L7	VCC	N13	IO110PDB1
J2	GFA1/IO207PDB3	L8	VCC	N14	VJTAG
J3	VCCPLF	L9	VCC	N15	GDC0/IO111NDB1
J4	IO205NDB3	L10	VCC	N16	GDA1/IO113PDB1
J5	GFB2/IO205PDB3	L11	GND	P1	GEB1/IO189PDB3
J6	VCC	L12	VCCIB1	P2	GEB0/IO189NDB3
J7	GND	L13	GDB0/IO112NPB1	P3	VMV2
J8	GND	L14	IO106NDB1	P4	IO179RSB2
J9	GND	L15	IO106PDB1	P5	IO171RSB2
J10	GND	L16	IO107PDB1	P6	IO165RSB2
J11	VCC	M1	IO197NSB3	P7	IO159RSB2
J12	GCB2/IO95PPB1	M2	IO196NPB3	P8	IO151RSB2
J13	GCA1/IO93PPB1	M3	IO193NPB3	P9	IO137RSB2
J14	GCC2/IO96PPB1	M4	GEC0/IO190NPB3	P10	IO134RSB2
J15	IO100PPB1	M5	VMV3	P11	IO128RSB2
J16	GCA2/IO94PSB1	M6	VCCIB2	P12	VMV1
K1	GFC2/IO204PDB3	M7	VCCIB2	P13	ТСК
K2	IO204NDB3	M8	IO147RSB2	P14	VPUMP
K3	IO203NDB3	M9	IO136RSB2	P15	TRST
K4	IO203PDB3	M10	VCCIB2	P16	GDA0/IO113NDB1
K5	VCCIB3	M11	VCCIB2	R1	GEA1/IO188PDB3
K6	VCC	M12	VMV2	R2	GEA0/IO188NDB3
K7	GND	M13	IO110NDB1	R3	IO184RSB2
K8	GND	M14	GDB1/IO112PPB1	R4	GEC2/IO185RSB2

# **Microsemi**

FG484				
Pin Number A3P400 Function				
Y15	VCC			
Y16	NC			
Y17	NC			
Y18	GND			
Y19	NC			
Y20	NC			
Y21	NC			
Y22	VCCIB1			
AA1	GND			
AA2	VCCIB3			
AA3	NC			
AA4	NC			
AA5	NC			
AA6	NC			
AA7	NC			
AA8	NC			
AA9	NC			
AA10	NC			
AA11	NC			
AA12	NC			
AA13	NC			
AA14	NC			
AA15	NC			
AA16	NC			
AA17	NC			
AA18	NC			
AA19	NC			
AA20	NC			
AA21	VCCIB1			
AA22	GND			
AB1	GND			
AB2	GND			
AB3	VCCIB2			
AB4	NC			
AB5	NC			
AB6	IO121RSB2			

FG484				
Pin Number	A3P400 Function			
AB7	IO119RSB2			
AB8	IO114RSB2			
AB9	IO109RSB2			
AB10	NC			
AB11	NC			
AB12	IO104RSB2			
AB13	IO103RSB2			
AB14	NC			
AB15	NC			
AB16	IO91RSB2			
AB17	IO90RSB2			
AB18	NC			
AB19	NC			
AB20	VCCIB2			
AB21	GND			
AB22	GND			

FG484		FG484		FG484	
Pin Number	A3P1000 Function	Pin Number	A3P1000 Function	Pin Number A3P1000 Function	
A1	GND	B15	IO63RSB0	D7	GAB0/IO02RSB0
A2	GND	B16	IO66RSB0	D8	IO16RSB0
A3	VCCIB0	B17	IO68RSB0	D9	IO22RSB0
A4	IO07RSB0	B18	IO70RSB0	D10	IO28RSB0
A5	IO09RSB0	B19	NC	D11	IO35RSB0
A6	IO13RSB0	B20	NC	D12	IO45RSB0
A7	IO18RSB0	B21	VCCIB1	D13	IO50RSB0
A8	IO20RSB0	B22	GND	D14	IO55RSB0
A9	IO26RSB0	C1	VCCIB3	D15	IO61RSB0
A10	IO32RSB0	C2	IO220PDB3	D16	GBB1/IO75RSB0
A11	IO40RSB0	C3	NC	D17	GBA0/IO76RSB0
A12	IO41RSB0	C4	NC	D18	GBA1/IO77RSB0
A13	IO53RSB0	C5	GND	D19	GND
A14	IO59RSB0	C6	IO10RSB0	D20	NC
A15	IO64RSB0	C7	IO14RSB0	D21	NC
A16	IO65RSB0	C8	VCC	D22	NC
A17	IO67RSB0	C9	VCC	E1	IO219NDB3
A18	IO69RSB0	C10	IO30RSB0	E2	NC
A19	NC	C11	IO37RSB0	E3	GND
A20	VCCIB0	C12	IO43RSB0	E4	GAB2/IO224PDB3
A21	GND	C13	NC	E5	GAA2/IO225PDB3
A22	GND	C14	VCC	E6	GNDQ
B1	GND	C15	VCC	E7	GAB1/IO03RSB0
B2	VCCIB3	C16	NC	E8	IO17RSB0
B3	NC	C17	NC	E9	IO21RSB0
B4	IO06RSB0	C18	GND	E10	IO27RSB0
B5	IO08RSB0	C19	NC	E11	IO34RSB0
B6	IO12RSB0	C20	NC	E12	IO44RSB0
B7	IO15RSB0	C21	NC	E13	IO51RSB0
B8	IO19RSB0	C22	VCCIB1	E14	IO57RSB0
B9	IO24RSB0	D1	IO219PDB3	E15	GBC1/IO73RSB0
B10	IO31RSB0	D2	IO220NDB3	E16	GBB0/IO74RSB0
B11	IO39RSB0	D3	NC	E17	IO71RSB0
B12	IO48RSB0	D4	GND	E18	GBA2/IO78PDB1
B13	IO54RSB0	D5	GAA0/IO00RSB0	E19	IO81PDB1
B14	IO58RSB0	D6	GAA1/IO01RSB0	E20	GND



Datasheet Information

Revision	Changes	Page
Revision 10 (continued)	"TBD" for 3.3 V LVCMOS Wide Range in Table 2-28 • I/O Output Buffer Maximum Resistances1 through Table 2-30 • I/O Output Buffer Maximum Resistances1 was replaced by "Same as regular 3.3 V" (SAR 33852).	2-26 to 2-28
	The equations in the notes for Table 2-31 • I/O Weak Pull-Up/Pull-Down Resistances were corrected (SAR 32470).	2-28
	"TBD" for 3.3 V LVCMOS Wide Range in Table 2-32 • I/O Short Currents IOSH/IOSL through Table 2-34 • I/O Short Currents IOSH/IOSL was replaced by "Same as regular 3.3 V LVCMOS" (SAR 33852).	2-29 to 2-31
	In the "3.3 V LVCMOS Wide Range" section, values were added to Table 2-47 through Table 2-49 for IOSL and IOSH, replacing "TBD" (SAR 33852).	2-39 to 2-40
	The following sentence was deleted from the "2.5 V LVCMOS" section (SAR 24916): "It uses a 5 V-tolerant input buffer and push-pull output buffer."	2-47
	The table notes were revised for Table 2-90 • LVDS Minimum and Maximum DC Input and Output Levels (SAR 33859).	2-66
	Values were added for $F_{DDRIMAX}$ and $F_{DDOMAX}$ in Table 2-102 • Input DDR Propagation Delays and Table 2-104 • Output DDR Propagation Delays (SAR 23919).	2-78, 2-80
	Table 2-115 • ProASIC3 CCC/PLL Specification was updated. A note was added to indicate that when the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available (SAR 25705).	2-90
	The following figures were deleted (SAR 29991). Reference was made to a new application note, <i>Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs</i> , which covers these cases in detail (SAR 21770).	2-92,
	Figure 2-34 • Write Access after Write onto Same Address Figure 2-35 • Read Access after Write onto Same Address Figure 2-35 • Read Access after Write onto Same Address	2-94, 2-99 2-102
	The port names in the SRAM "Timing Waveforms", SRAM "Timing Characteristics" tables, Figure 2-39 • FIFO Reset, and the FIFO "Timing Characteristics" tables were revised to ensure consistency with the software names (SARs 29991, 30510).	
	The "Pin Descriptions" chapter has been added (SAR 21642).	3-1
	Package names used in the "Package Pin Assignments" section were revised to match standards given in <i>Package Mechanical Drawings</i> (SAR 27395).	4-1
July 2010	The versioning system for datasheets has been changed. Datasheets are assigned a revision number that increments each time the datasheet is revised. The "ProASIC3 Device Status" table on page IV indicates the status for each device in the device family.	N/A



# **Datasheet Categories**

### Categories

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device, as highlighted in the "ProASIC3 Device Status" table on page IV, is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

## **Product Brief**

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

### Advance

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

### Preliminary

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

# Unmarked (production)

This version contains information that is considered to be final.

# **Export Administration Regulations (EAR)**

The products described in this document are subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

# Safety Critical, Life Support, and High-Reliability Applications Policy

The products described in this advance status document may not have completed the Microsemi qualification process. Products may be amended or enhanced during the product introduction and qualification process, resulting in changes in device functionality or performance. It is the responsibility of each customer to ensure the fitness of any product (but especially a new product) for a particular purpose, including appropriateness for safety-critical, life-support, and other high-reliability applications. Consult the Microsemi SoC Products Group Terms and Conditions for specific liability exclusions relating to life-support applications. A reliability report covering all of the SoC Products Group's products is available at http://www.microsemi.com/soc/documents/ORT\_Report.pdf. Microsemi also offers a variety of enhanced qualification and lot acceptance screening procedures. Contact your local sales office for additional reliability information.



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners. Microsemi Corporation (MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense and security, aerospace, and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs, and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet Solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif. and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.