



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	147456
Number of I/O	300
Number of Gates	1000000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/m7a3p1000-1fgg484i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table 2-13 • Summary of I/O Output Buffer Power (Per Pin) – Default I/O Software Settings <sup>1</sup>
Applicable to Standard I/O Banks

	C <sub>LOAD</sub> (pF)	VCCI (V)	Static Power PDC3 (mW) <sup>2</sup>	Dynamic Power PAC10 (μW/MHz) <sup>3</sup>
Single-Ended				
3.3 V LVTTL / 3.3 V LVCMOS	35	3.3	_	431.08
3.3 V LVCMOS Wide Range <sup>4</sup>	35	3.3	_	431.08
2.5 V LVCMOS	35	2.5	_	247.36
1.8 V LVCMOS	35	1.8	-	128.46
1.5 V LVCMOS (JESD8-11)	35	1.5	_	89.46

- 1. Dynamic power consumption is given for standard load and software default drive strength and output slew.
- 2.  $P_{DC3}$  is the static power (where applicable) measured on VCCI.
- 3.  $P_{AC10}$  is the total dynamic power measured on VCC and VCCI.
- 4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.



Table 2-34 • I/O Short Currents IOSH/IOSL
Applicable to Standard I/O Banks

	Drive Strength	IOSL (mA) <sup>1</sup>	IOSH (mA) <sup>1</sup>
3.3 V LVTTL / 3.3 V LVCMOS	2 mA	27	25
	4 mA	27	25
	6 mA	54	51
	8 mA	54	51
3.3 V LVCMOS Wide Range <sup>2</sup>	100 μΑ	Same as regular 3.3 V LVCMOS	Same as regular 3.3 V LVCMOS
2.5 V LVCMOS	2 mA	18	16
	4 mA	18	16
	6 mA	37	32
	8 mA	37	32
1.8 V LVCMOS	2 mA	11	9
	4 mA	22	17
1.5 V LVCMOS	2 mA	16	13

- 1.  $T_J = 100^{\circ}C$
- Applicable to 3.3 V LVCMOS Wide Range. I<sub>OSL</sub>/I<sub>OSH</sub> dependent on the I/O buffer drive strength selected for wide range applications. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

The length of time an I/O can withstand IOSH/IOSL events depends on the junction temperature. The reliability data below is based on a 3.3 V, 12 mA I/O setting, which is the worst case for this type of analysis.

For example, at 100°C, the short current condition would have to be sustained for more than six months to cause a reliability concern. The I/O design does not contain any short circuit protection, but such protection would only be needed in extremely prolonged stress conditions.

Table 2-35 • Duration of Short Circuit Event Before Failure

Temperature	Time before Failure
-40°C	> 20 years
0°C	> 20 years
25°C	> 20 years
70°C	5 years
85°C	2 years
100°C	0.5 years

Table 2-36 • I/O Input Rise Time, Fall Time, and Related I/O Reliability

Input Buffer	Input Rise/Fall Time (min)	Input Rise/Fall Time (max)	Reliability
LVTTL/LVCMOS	No requirement	10 ns *	20 years (110°C)
LVDS/B-LVDS/ M-LVDS/LVPECL	No requirement	10 ns *	10 years (100°C)

Note: \*The maximum input rise/fall time is related to the noise induced into the input buffer trace. If the noise is low, then the rise time and fall time of input buffers can be increased beyond the maximum value. The longer the rise/fall times, the more susceptible the input signal is to the board noise. Microsemi recommends signal integrity evaluation/characterization of the system to ensure that there is no excessive noise coupling into input signals.

2-31 Revision 18



Table 2-42 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew Commercial-Case Conditions:  $T_J = 70^{\circ}\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Advanced I/O Banks

Drive	Speed												
Strength	Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zhs</sub>	Units
2 mA	Std.	0.66	10.26	0.04	1.02	0.43	10.45	8.90	2.64	2.46	12.68	11.13	ns
	<b>–</b> 1	0.56	8.72	0.04	0.86	0.36	8.89	7.57	2.25	2.09	10.79	9.47	ns
	-2	0.49	7.66	0.03	0.76	0.32	7.80	6.64	1.98	1.83	9.47	8.31	ns
4 mA	Std.	0.66	10.26	0.04	1.02	0.43	10.45	8.90	2.64	2.46	12.68	11.13	ns
	<b>–</b> 1	0.56	8.72	0.04	0.86	0.36	8.89	7.57	2.25	2.09	10.79	9.47	ns
	-2	0.49	7.66	0.03	0.76	0.32	7.80	6.64	1.98	1.83	9.47	8.31	ns
6 mA	Std.	0.66	7.27	0.04	1.02	0.43	7.41	6.28	2.98	3.04	9.65	8.52	ns
	<b>–</b> 1	0.56	6.19	0.04	0.86	0.36	6.30	5.35	2.54	2.59	8.20	7.25	ns
	-2	0.49	5.43	0.03	0.76	0.32	5.53	4.69	2.23	2.27	7.20	6.36	ns
8 mA	Std.	0.66	7.27	0.04	1.02	0.43	7.41	6.28	2.98	3.04	9.65	8.52	ns
	<b>–</b> 1	0.56	6.19	0.04	0.86	0.36	6.30	5.35	2.54	2.59	8.20	7.25	ns
	-2	0.49	5.43	0.03	0.76	0.32	5.53	4.69	2.23	2.27	7.20	6.36	ns
12 mA	Std.	0.66	5.58	0.04	1.02	0.43	5.68	4.87	3.21	3.42	7.92	7.11	ns
	<b>–</b> 1	0.56	4.75	0.04	0.86	0.36	4.84	4.14	2.73	2.91	6.74	6.05	ns
	-2	0.49	4.17	0.03	0.76	0.32	4.24	3.64	2.39	2.55	5.91	5.31	ns
16 mA	Std.	0.66	5.21	0.04	1.02	0.43	5.30	4.56	3.26	3.51	7.54	6.80	ns
	<b>–</b> 1	0.56	4.43	0.04	0.86	0.36	4.51	3.88	2.77	2.99	6.41	5.79	ns
	-2	0.49	3.89	0.03	0.76	0.32	3.96	3.41	2.43	2.62	5.63	5.08	ns
24 mA	Std.	0.66	4.85	0.04	1.02	0.43	4.94	4.54	3.32	3.88	7.18	6.78	ns
	<b>–</b> 1	0.56	4.13	0.04	0.86	0.36	4.20	3.87	2.82	3.30	6.10	5.77	ns
	-2	0.49	3.62	0.03	0.76	0.32	3.69	3.39	2.48	2.90	5.36	5.06	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2-35 Revision 18



Table 2-49 • Minimum and Maximum DC Input and Output Levels
Applicable to Standard I/O Banks

3.3 V LVCMOS Wide Range	Equiv. Software Default		TL.	٧	ΊΗ	VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL <sup>2</sup>	IIH <sup>3</sup>
Drive Strength	Drive Strength Option <sup>1</sup>	Min V	Max V	Min V	Max V	Max V	Min V	μΑ	μΑ	Max mA <sup>4</sup>	Max mA <sup>4</sup>	μ <b>Α</b> <sup>5</sup>	μ <b>Α</b> <sup>5</sup>
100 μΑ	2 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	25	27	10	10
100 μΑ	4 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	25	27	10	10
100 μΑ	6 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	51	54	10	10
100 μΑ	8 mA	-0.3	0.8	2	3.6	0.2	VDD – 0.2	100	100	51	54	10	10

- 1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
- 2. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 3. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
- 4. Currents are measured at 85°C junction temperature.
- 5. All LVMCOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.
- 6. Software default selection highlighted in gray.



Table 2-54 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V
Applicable to Standard I/O Banks

Drive Strength	Equiv. Software Default Drive Strength Option <sup>1</sup>	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
100 μΑ	2 mA	Std.	0.60	10.93	0.04	1.52	0.43	10.93	9.46	3.20	3.32	ns
		<b>–</b> 1	0.51	9.29	0.04	1.29	0.36	9.29	8.04	2.72	2.82	ns
		-2	0.45	8.16	0.03	1.13	0.32	8.16	7.06	2.39	2.48	ns
100 μΑ	4 mA	Std.	0.60	10.93	0.04	1.52	0.43	10.93	9.46	3.20	3.32	ns
		-1	0.51	9.29	0.04	1.29	0.36	9.29	8.04	2.72	2.82	ns
		-2	0.45	8.16	0.03	1.13	0.32	8.16	7.06	2.39	2.48	ns
100 μΑ	6 mA	Std.	0.60	6.82	0.04	1.52	0.43	6.82	5.70	3.70	4.16	ns
		-1	0.51	5.80	0.04	1.29	0.36	5.80	4.85	3.15	3.54	ns
		-2	0.45	5.09	0.03	1.13	0.32	5.09	4.25	2.77	3.11	ns
100 μΑ	8 mA	Std.	0.60	6.82	0.04	1.52	0.43	6.82	5.70	3.70	4.16	ns
		<b>–1</b>	0.51	5.80	0.04	1.29	0.36	5.80	4.85	3.15	3.54	ns
		-2	0.45	5.09	0.03	1.13	0.32	5.09	4.25	2.77	3.11	ns

- 1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is  $\pm 100~\mu A$ . Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
- 2. Software default selection highlighted in gray.
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2-45 Revision 18



#### 2.5 V LVCMOS

Low-Voltage CMOS for 2.5 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 2.5 V applications.

Table 2-56 • Minimum and Maximum DC Input and Output Levels
Applicable to Advanced I/O Banks

2.5 V LVCMOS	٧	TL.	٧	ΊΗ	VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL1	IIH <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μ <b>Α</b> <sup>4</sup>	μ <b>Α</b> <sup>4</sup>
2 mA	-0.3	0.7	1.7	2.7	0.7	1.7	2	2	18	16	10	10
4 mA	-0.3	0.7	1.7	2.7	0.7	1.7	4	4	18	16	10	10
6 mA	-0.3	0.7	1.7	2.7	0.7	1.7	6	6	37	32	10	10
8 mA	-0.3	0.7	1.7	2.7	0.7	1.7	8	8	37	32	10	10
12 mA	-0.3	0.7	1.7	2.7	0.7	1.7	12	12	74	65	10	10
16 mA	-0.3	0.7	1.7	2.7	0.7	1.7	16	16	87	83	10	10
24 mA	-0.3	0.7	1.7	2.7	0.7	1.7	24	24	124	169	10	10

#### Notes:

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
- 3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.

Table 2-57 • Minimum and Maximum DC Input and Output Levels
Applicable to Standard Plus I/O Banks

2.5 V LVCMOS	V	IL	V	IH	VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL <sup>1</sup>	IIH <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μ <b>Α</b> <sup>4</sup>	μ <b>Α</b> <sup>4</sup>
2 mA	-0.3	0.7	1.7	2.7	0.7	1.7	2	2	18	16	10	10
4 mA	-0.3	0.7	1.7	2.7	0.7	1.7	4	4	18	16	10	10
6 mA	-0.3	0.7	1.7	2.7	0.7	1.7	6	6	37	32	10	10
8 mA	-0.3	0.7	1.7	2.7	0.7	1.7	8	8	37	32	10	10
12 mA	-0.3	0.7	1.7	2.7	0.7	1.7	12	12	74	65	10	10

#### Notes:

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
- 3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.

2-47 Revision 18



#### 3.3 V PCI, 3.3 V PCI-X

Peripheral Component Interface for 3.3 V standard specifies support for 33 MHz and 66 MHz PCI Bus applications.


Table 2-86 • Minimum and Maximum DC Input and Output Levels

3.3 V PCI/PCI-X	V	ΊL	V	IH	VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL	IIH
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max,. V	Min. V	mA	mA	Max. mA <sup>1</sup>	Max. mA <sup>1</sup>	μA <sup>2</sup>	μA <sup>2</sup>
Per PCI specification					Per PCI	curves					10	10

#### Notes:

- 1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 2. Currents are measured at 85°C junction temperature.

AC loadings are defined per the PCI/PCI-X specifications for the datapath; Microsemi loadings for enable path characterization are described in Figure 2-11.



#### Figure 2-11 • AC Loading

AC loadings are defined per PCI/PCI-X specifications for the datapath; Microsemi loading for tristate is described in Table 2-87.

Table 2-87 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C <sub>LOAD</sub> (pF)
0	3.3	0.285 * VCCI for t <sub>DP(R)</sub>	10
		0.615 * VCCI for t <sub>DP(F)</sub>	

Note: \*Measuring point =  $V_{trip.}$  See Table 2-22 on page 2-22 for a complete table of trip points.



### I/O Register Specifications

# Fully Registered I/O Buffers with Synchronous Enable and Asynchronous Preset




Figure 2-15 • Timing Model of Registered I/O Buffers with Synchronous Enable and Asynchronous Preset

2-69 Revision 18



Table 2-97 • Parameter Definition and Measuring Nodes

Parameter Name	Parameter Definition	Measuring Nodes (from, to)*
t <sub>oclk</sub> Q	Clock-to-Q of the Output Data Register	HH, DOUT
tosup	Data Setup Time for the Output Data Register	FF, HH
t <sub>OHD</sub>	Data Hold Time for the Output Data Register	FF, HH
t <sub>OSUE</sub>	Enable Setup Time for the Output Data Register	GG, HH
t <sub>OHE</sub>	Enable Hold Time for the Output Data Register	GG, HH
t <sub>OCLR2Q</sub>	Asynchronous Clear-to-Q of the Output Data Register	LL, DOUT
t <sub>OREMCLR</sub>	Asynchronous Clear Removal Time for the Output Data Register	LL, HH
torecclr	Asynchronous Clear Recovery Time for the Output Data Register	LL, HH
t <sub>OECLKQ</sub>	Clock-to-Q of the Output Enable Register	HH, EOUT
t <sub>OESUD</sub>	Data Setup Time for the Output Enable Register	JJ, HH
t <sub>OEHD</sub>	Data Hold Time for the Output Enable Register	JJ, HH
toesue	Enable Setup Time for the Output Enable Register	KK, HH
t <sub>OEHE</sub>	Enable Hold Time for the Output Enable Register	KK, HH
t <sub>OECLR2Q</sub>	Asynchronous Clear-to-Q of the Output Enable Register	II, EOUT
toeremclr	Asynchronous Clear Removal Time for the Output Enable Register	II, HH
toerecclr	Asynchronous Clear Recovery Time for the Output Enable Register	II, HH
t <sub>ICLKQ</sub>	Clock-to-Q of the Input Data Register	AA, EE
t <sub>ISUD</sub>	Data Setup Time for the Input Data Register	CC, AA
t <sub>IHD</sub>	Data Hold Time for the Input Data Register	CC, AA
t <sub>ISUE</sub>	Enable Setup Time for the Input Data Register	BB, AA
t <sub>IHE</sub>	Enable Hold Time for the Input Data Register	BB, AA
t <sub>ICLR2Q</sub>	Asynchronous Clear-to-Q of the Input Data Register	DD, EE
t <sub>IREMCLR</sub>	Asynchronous Clear Removal Time for the Input Data Register	DD, AA
t <sub>IRECCLR</sub>	Asynchronous Clear Recovery Time for the Input Data Register	DD, AA

Note: \*See Figure 2-16 on page 2-71 for more information.



Table 2-113 • A3P600 Global Resource Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.425 V

		_	-2	_	-1	St	td.	
Parameter	Description	Min. <sup>1</sup>	Max. <sup>2</sup>	Min. <sup>1</sup>	Max. <sup>2</sup>	Min. <sup>1</sup>	Max. <sup>2</sup>	Units
t <sub>RCKL</sub>	Input Low Delay for Global Clock	0.87	1.09	0.99	1.24	1.17	1.46	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock	0.86	1.11	0.98	1.27	1.15	1.49	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width High for Global Clock	0.75		0.85		1.00		ns
t <sub>RCKMPWL</sub>	Minimum Pulse Width Low for Global Clock	0.85		0.96		1.13		ns
t <sub>RCKSW</sub>	Maximum Skew for Global Clock		0.26		0.29		0.34	ns

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-114 • A3P1000 Global Resource Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.425 V

		_	-2	-	·1	S	td.	
Parameter	Description	Min. <sup>1</sup>	Max. <sup>2</sup>	Min. <sup>1</sup>	Max. <sup>2</sup>	Min. <sup>1</sup>	Max. <sup>2</sup>	Units
t <sub>RCKL</sub>	Input Low Delay for Global Clock	0.94	1.16	1.07	1.32	1.26	1.55	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock	0.93	1.19	1.06	1.35	1.24	1.59	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width High for Global Clock	0.75		0.85		1.00		ns
t <sub>RCKMPWL</sub>	Minimum Pulse Width Low for Global Clock	0.85		0.96		1.13		ns
t <sub>RCKSW</sub>	Maximum Skew for Global Clock		0.26		0.29		0.35	ns

#### Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2-89 Revision 18



### **Timing Characteristics**

Table 2-116 • RAM4K9

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	-2	-1	Std.	Units
t <sub>AS</sub>	Address setup time	0.25	0.28	0.33	ns
t <sub>AH</sub>	Address hold time	0.00	0.00	0.00	ns
t <sub>ENS</sub>	REN, WEN setup time	0.14	0.16	0.19	ns
t <sub>ENH</sub>	REN, WEN hold time	0.10	0.11	0.13	ns
t <sub>BKS</sub>	BLK setup time	0.23	0.27	0.31	ns
t <sub>BKH</sub>	BLK hold time	0.02	0.02	0.02	ns
t <sub>DS</sub>	Input data (DIN) setup time	0.18	0.21	0.25	ns
t <sub>DH</sub>	Input data (DIN) hold time	0.00	0.00	0.00	ns
t <sub>CKQ1</sub>	Clock High to new data valid on DOUT (output retained, WMODE = 0)	2.36	2.68	3.15	ns
	Clock High to new data valid on DOUT (flow-through, WMODE = 1)	1.79	2.03	2.39	ns
t <sub>CKQ2</sub>	Clock High to new data valid on DOUT (pipelined)	0.89	1.02	1.20	ns
t <sub>C2CWWL</sub> 1	Address collision clk-to-clk delay for reliable write after write on same address—Applicable to Closing Edge	0.33	0.28	0.25	ns
t <sub>C2CWWH</sub> <sup>1</sup>	Address collision clk-to-clk delay for reliable write after write on same address—Applicable to Rising Edge	0.30	0.26	0.23	ns
t <sub>C2CRWH</sub> 1	Address collision clk-to-clk delay for reliable read access after write on same address—Applicable to Opening Edge	0.45	0.38	0.34	ns
t <sub>C2CWRH</sub> 1	Address collision clk-to-clk delay for reliable write access after read on same address— Applicable to Opening Edge	0.49	0.42	0.37	ns
t <sub>RSTBQ</sub>	RESET Low to data out Low on DOUT (flow-through)	0.92	1.05	1.23	ns
	RESET Low to Data Out Low on DOUT (pipelined)	0.92	1.05	1.23	ns
t <sub>REMRSTB</sub>	RESET removal	0.29	0.33	0.38	ns
t <sub>RECRSTB</sub>	RESET recovery	1.50	1.71	2.01	ns
t <sub>MPWRSTB</sub>	RESET minimum pulse width	0.21	0.24	0.29	ns
t <sub>CYC</sub>	Clock cycle time	3.23	3.68	4.32	ns
F <sub>MAX</sub>	Maximum frequency	310	272	231	MHz

#### Notes:

For more information, refer to the application note Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs.

<sup>2.</sup> For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.




CS121		CS121		CS121		
Pin Number	A3P060 Function	Pin Number	A3P060 Function	Pin Number	A3P060 Function	
A1	GNDQ	D4	IO10RSB0	G7	VCC	
A2	IO01RSB0	D5	IO11RSB0	G8	GDC0/IO46RSB0	
A3	GAA1/IO03RSB0	D6	IO18RSB0	G9	GDA1/IO49RSB0	
A4	GAC1/IO07RSB0	D7	IO32RSB0	G10	GDB0/IO48RSB0	
A5	IO15RSB0	D8	IO31RSB0	G11	GCA0/IO40RSB0	
A6	IO13RSB0	D9	GCA2/IO41RSB0	H1	IO75RSB1	
A7	IO17RSB0	D10	IO30RSB0	H2	IO76RSB1	
A8	GBB1/IO22RSB0	D11	IO33RSB0	H3	GFC2/IO78RSB1	
A9	GBA1/IO24RSB0	E1	IO87RSB1	H4	GFA2/IO80RSB1	
A10	GNDQ	E2	GFC0/IO85RSB1	H5	IO77RSB1	
A11	VMV0	E3	IO92RSB1	H6	GEC2/IO66RSB1	
B1	GAA2/IO95RSB1	E4	IO94RSB1	H7	IO54RSB1	
B2	IO00RSB0	E5	VCC	H8	GDC2/IO53RSB1	
В3	GAA0/IO02RSB0	E6	VCCIB0	H9	VJTAG	
B4	GAC0/IO06RSB0	E7	GND	H10	TRST	
B5	IO08RSB0	E8	GCC0/IO36RSB0	H11	IO44RSB0	
B6	IO12RSB0	E9	IO34RSB0	J1	GEC1/IO74RSB1	
B7	IO16RSB0	E10	GCB1/IO37RSB0	J2	GEC0/IO73RSB1	
B8	GBC1/IO20RSB0	E11	GCC1/IO35RSB0	J3	GEB1/IO72RSB1	
В9	GBB0/IO21RSB0	F1	VCOMPLF	J4	GEA0/IO69RSB1	
B10	GBB2/IO27RSB0	F2	GFB0/IO83RSB1	J5	GEB2/IO67RSB1	
B11	GBA2/IO25RSB0	F3	GFA0/IO82RSB1	J6	IO62RSB1	
C1	IO89RSB1	F4	GFC1/IO86RSB1	J7	GDA2/IO51RSB1	
C2	GAC2/IO91RSB1	F5	VCCIB1	J8	GDB2/IO52RSB1	
C3	GAB1/IO05RSB0	F6	VCC	J9	TDI	
C4	GAB0/IO04RSB0	F7	VCCIB0	J10	TDO	
C5	IO09RSB0	F8	GCB2/IO42RSB0	J11	GDC1/IO45RSB0	
C6	IO14RSB0	F9	GCC2/IO43RSB0	K1	GEB0/IO71RSB1	
C7	GBA0/IO23RSB0	F10	GCB0/IO38RSB0	K2	GEA1/IO70RSB1	
C8	GBC0/IO19RSB0	F11	GCA1/IO39RSB0	K3	GEA2/IO68RSB1	
C9	IO26RSB0	G1	VCCPLF	K4	IO64RSB1	
C10	IO28RSB0	G2	GFB2/IO79RSB1	K5	IO60RSB1	
C11	GBC2/IO29RSB0	G3	GFA1/IO81RSB1	K6	IO59RSB1	
D1	IO88RSB1	G4	GFB1/IO84RSB1	K7	IO56RSB1	
D2	IO90RSB1	G5	GND	K8	TCK	
D3	GAB2/IO93RSB1	G6	VCCIB1	K9	TMS	

4-16 Revision 18



## **VQ100 – Top View**



### Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.

4-18 Revision 18



VQ100			
Pin Number	A3P250 Function		
1	GND		
2	GAA2/IO118UDB3		
3	IO118VDB3		
4	GAB2/IO117UDB3		
5	IO117VDB3		
6	GAC2/IO116UDB3		
7	IO116VDB3		
8	IO112PSB3		
9	GND		
10	GFB1/IO109PDB3		
11	GFB0/IO109NDB3		
12	VCOMPLF		
13	GFA0/IO108NPB3		
14	VCCPLF		
15	GFA1/IO108PPB3		
16	GFA2/IO107PSB3		
17	VCC		
18	VCCIB3		
19	GFC2/IO105PSB3		
20	GEC1/IO100PDB3		
21	GEC0/IO100NDB3		
22	GEA1/IO98PDB3		
23	GEA0/IO98NDB3		
24	VMV3		
25	GNDQ		
26	GEA2/IO97RSB2		
27	GEB2/IO96RSB2		
28	GEC2/IO95RSB2		
29	IO93RSB2		
30	IO92RSB2		
31	IO91RSB2		
32	IO90RSB2		
33	IO88RSB2		
34	IO86RSB2		
35	IO85RSB2		
36	IO84RSB2		

VQ100		
Pin Number	A3P250 Function	
37	VCC	
38	GND	
39	VCCIB2	
40	IO77RSB2	
41	IO74RSB2	
42	IO71RSB2	
43	GDC2/IO63RSB2	
44	GDB2/IO62RSB2	
45	GDA2/IO61RSB2	
46	GNDQ	
47	TCK	
48	TDI	
49	TMS	
50	VMV2	
51	GND	
52	VPUMP	
53	NC	
54	TDO	
55	TRST	
56	VJTAG	
57	GDA1/IO60USB1	
58	GDC0/IO58VDB1	
59	GDC1/IO58UDB1	
60	IO52NDB1	
61	GCB2/IO52PDB1	
62	GCA1/IO50PDB1	
63	GCA0/IO50NDB1	
64	GCC0/IO48NDB1	
65	GCC1/IO48PDB1	
66	VCCIB1	
67	GND	
68	VCC	
69	IO43NDB1	
70	GBC2/IO43PDB1	
71	GBB2/IO42PSB1	
72	IO41NDB1	

VQ100			
A3P250 Function			
GBA2/IO41PDB1			
VMV1			
GNDQ			
GBA1/IO40RSB0			
GBA0/IO39RSB0			
GBB1/IO38RSB0			
GBB0/IO37RSB0			
GBC1/IO36RSB0			
GBC0/IO35RSB0			
IO29RSB0			
IO27RSB0			
IO25RSB0			
IO23RSB0			
IO21RSB0			
VCCIB0			
GND			
VCC			
IO15RSB0			
IO13RSB0			
IO11RSB0			
GAC1/IO05RSB0			
GAC0/IO04RSB0			
GAB1/IO03RSB0			
GAB0/IO02RSB0			
GAA1/IO01RSB0			
GAA0/IO00RSB0			
GNDQ			
VMV0			

4-22 Revision 18



PQ208		
Pin Number	A3P125 Function	
109	TRST	
110	VJTAG	
111	GDA0/IO66RSB0	
112	GDA1/IO65RSB0	
113	GDB0/IO64RSB0	
114	GDB1/IO63RSB0	
115	GDC0/IO62RSB0	
116	GDC1/IO61RSB0	
117	NC	
118	NC	
119	NC	
120	NC	
121	NC	
122	GND	
123	VCCIB0	
124	NC	
125	NC	
126	VCC	
127	IO60RSB0	
128	GCC2/IO59RSB0	
129	GCB2/IO58RSB0	
130	GND	
131	GCA2/IO57RSB0	
132	GCA0/IO56RSB0	
133	GCA1/IO55RSB0	
134	GCB0/IO54RSB0	
135	GCB1/IO53RSB0	
136	GCC0/IO52RSB0	
137	GCC1/IO51RSB0	
138	IO50RSB0	
139	IO49RSB0	
140	VCCIB0	
141	GND	
142	VCC	
143	IO48RSB0	
144	IO47RSB0	

PQ208		
Pin Number	A3P125 Function	
145	IO46RSB0	
146	NC	
147	NC	
148	NC	
149	GBC2/IO45RSB0	
150	IO44RSB0	
151	GBB2/IO43RSB0	
152	IO42RSB0	
153	GBA2/IO41RSB0	
154	VMV0	
155	GNDQ	
156	GND	
157	NC	
158	GBA1/IO40RSB0	
159	GBA0/IO39RSB0	
160	GBB1/IO38RSB0	
161	GBB0/IO37RSB0	
162	GND	
163	GBC1/IO36RSB0	
164	GBC0/IO35RSB0	
165	IO34RSB0	
166	IO33RSB0	
167	IO32RSB0	
168	IO31RSB0	
169	IO30RSB0	
170	VCCIB0	
171	VCC	
172	IO29RSB0	
173	IO28RSB0	
174	IO27RSB0	
175	IO26RSB0	
176	IO25RSB0	
177	IO24RSB0	
178	GND	
179	IO23RSB0	
180	IO22RSB0	

PQ208			
Pin Number	A3P125 Function		
181	IO21RSB0		
182	IO20RSB0		
183	IO19RSB0		
184	IO18RSB0		
185	IO17RSB0		
186	VCCIB0		
187	VCC		
188	IO16RSB0		
189	IO15RSB0		
190	IO14RSB0		
191	IO13RSB0		
192	IO12RSB0		
193	IO11RSB0		
194	IO10RSB0		
195	GND		
196	IO09RSB0		
197	IO08RSB0		
198	IO07RSB0		
199	IO06RSB0		
200	VCCIB0		
201	GAC1/IO05RSB0		
202	GAC0/IO04RSB0		
203	GAB1/IO03RSB0		
204	GAB0/IO02RSB0		
205	GAA1/IO01RSB0		
206	GAA0/IO00RSB0		
207	GNDQ		
208	VMV0		

4-30 Revision 18



FG256			
Pin Number   A3P400 Function			
P9	IO98RSB2		
P10	IO95RSB2		
P11	IO88RSB2		
P12	IO84RSB2		
P13	TCK		
P14	VPUMP		
P15	TRST		
P16	GDA0/IO79VDB1		
R1	GEA1/IO135PDB3		
R2	GEA0/IO135NDB3		
R3	IO127RSB2		
R4	GEC2/IO132RSB2		
R5	IO123RSB2		
R6	IO118RSB2		
R7	IO112RSB2		
R8	IO106RSB2		
R9	IO100RSB2		
R10	IO96RSB2		
R11	IO89RSB2		
R12	IO85RSB2		
R13	GDB2/IO81RSB2		
R14	TDI		
R15	NC		
R16	TDO		
T1	GND		
T2	IO126RSB2		
Т3	GEB2/IO133RSB2		
T4	IO124RSB2		
T5	IO116RSB2		
Т6	IO113RSB2		
T7	IO107RSB2		
Т8	IO105RSB2		
Т9	IO102RSB2		
T10	IO97RSB2		
T11	IO92RSB2		
T12	GDC2/IO82RSB2		

FG256	
Pin Number	A3P400 Function
T13	IO86RSB2
T14	GDA2/IO80RSB2
T15	TMS
T16	GND

4-58 Revision 18



Pin Number         A3P400 Function           A1         GND           A2         GND           A3         VCCIB0           A4         NC           A5         NC           A6         IO15RSB0           A7         IO18RSB0           A8         NC           A9         NC           A10         IO23RSB0           A11         IO29RSB0           A12         IO35RSB0           A13         IO36RSB0           A14         NC           A15         NC           A16         IO50RSB0           A17         IO51RSB0           A18         NC           A19         NC           A20         VCCIB0           A21         GND           A22         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC           B6         NC           B7         NC           B8         NC           B9         NC           B10         NC <th colspan="2">FG484</th>	FG484	
A2         GND           A3         VCCIB0           A4         NC           A5         NC           A6         IO15RSB0           A7         IO18RSB0           A8         NC           A9         NC           A10         IO23RSB0           A11         IO29RSB0           A12         IO35RSB0           A13         IO36RSB0           A14         NC           A15         NC           A16         IO50RSB0           A17         IO51RSB0           A18         NC           A20         VCCIB0           A21         GND           A22         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC           B6         NC           B7         NC           B8         NC           B9         NC           B10         NC           B11         NC           B12         NC           B13         NC	Pin Number	A3P400 Function
A3         VCCIB0           A4         NC           A5         NC           A6         IO15RSB0           A7         IO18RSB0           A8         NC           A9         NC           A10         IO23RSB0           A11         IO29RSB0           A12         IO35RSB0           A13         IO36RSB0           A14         NC           A15         NC           A16         IO50RSB0           A17         IO51RSB0           A18         NC           A20         VCCIB0           A21         GND           A22         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC           B6         NC           B7         NC           B8         NC           B9         NC           B10         NC           B11         NC           B12         NC           B13         NC	A1	GND
A4         NC           A5         NC           A6         IO15RSB0           A7         IO18RSB0           A8         NC           A9         NC           A10         IO23RSB0           A11         IO29RSB0           A12         IO35RSB0           A13         IO36RSB0           A14         NC           A15         NC           A16         IO50RSB0           A17         IO51RSB0           A18         NC           A20         VCCIB0           A21         GND           A22         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC           B6         NC           B7         NC           B8         NC           B9         NC           B10         NC           B11         NC           B12         NC           B13         NC	A2	GND
A5         NC           A6         IO15RSB0           A7         IO18RSB0           A8         NC           A9         NC           A10         IO23RSB0           A11         IO29RSB0           A12         IO35RSB0           A13         IO36RSB0           A14         NC           A15         NC           A16         IO50RSB0           A17         IO51RSB0           A18         NC           A29         VCCIB0           A21         GND           A22         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC           B6         NC           B7         NC           B8         NC           B9         NC           B10         NC           B11         NC           B12         NC           B13         NC	A3	VCCIB0
A6         IO15RSB0           A7         IO18RSB0           A8         NC           A9         NC           A10         IO23RSB0           A11         IO29RSB0           A12         IO35RSB0           A13         IO36RSB0           A14         NC           A15         NC           A16         IO50RSB0           A17         IO51RSB0           A18         NC           A19         NC           A20         VCCIB0           A21         GND           A22         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC           B6         NC           B7         NC           B8         NC           B9         NC           B10         NC           B11         NC           B12         NC           B13         NC	A4	NC
A7       IO18RSB0         A8       NC         A9       NC         A10       IO23RSB0         A11       IO29RSB0         A12       IO35RSB0         A13       IO36RSB0         A14       NC         A15       NC         A16       IO50RSB0         A17       IO51RSB0         A18       NC         A19       NC         A20       VCCIB0         A21       GND         B2       VCCIB3         B3       NC         B4       NC         B5       NC         B6       NC         B7       NC         B8       NC         B9       NC         B10       NC         B11       NC         B12       NC         B13       NC	A5	NC
A8         NC           A9         NC           A10         IO23RSB0           A11         IO29RSB0           A12         IO35RSB0           A13         IO36RSB0           A14         NC           A15         NC           A16         IO50RSB0           A17         IO51RSB0           A18         NC           A20         VCCIB0           A21         GND           A22         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC           B6         NC           B7         NC           B8         NC           B9         NC           B11         NC           B11         NC           B12         NC           B13         NC	A6	IO15RSB0
A9         NC           A10         IO23RSB0           A11         IO29RSB0           A12         IO35RSB0           A13         IO36RSB0           A14         NC           A15         NC           A16         IO50RSB0           A17         IO51RSB0           A18         NC           A19         NC           A20         VCCIB0           A21         GND           A22         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC           B6         NC           B7         NC           B8         NC           B9         NC           B10         NC           B11         NC           B12         NC           B13         NC	A7	IO18RSB0
A10       IO23RSB0         A11       IO29RSB0         A12       IO35RSB0         A13       IO36RSB0         A14       NC         A15       NC         A16       IO50RSB0         A17       IO51RSB0         A18       NC         A19       NC         A20       VCCIB0         A21       GND         B2       VCCIB3         B3       NC         B4       NC         B5       NC         B6       NC         B7       NC         B8       NC         B9       NC         B10       NC         B11       NC         B12       NC         B13       NC	A8	NC
A11       IO29RSB0         A12       IO35RSB0         A13       IO36RSB0         A14       NC         A15       NC         A16       IO50RSB0         A17       IO51RSB0         A18       NC         A29       NC         A20       VCCIB0         A21       GND         B2       VCCIB3         B3       NC         B4       NC         B5       NC         B6       NC         B7       NC         B8       NC         B9       NC         B10       NC         B11       NC         B12       NC         B13       NC	A9	NC
A12       IO35RSB0         A13       IO36RSB0         A14       NC         A15       NC         A16       IO50RSB0         A17       IO51RSB0         A18       NC         A19       NC         A20       VCCIB0         A21       GND         A22       GND         B1       GND         B2       VCCIB3         B3       NC         B4       NC         B5       NC         B6       NC         B7       NC         B8       NC         B9       NC         B10       NC         B11       NC         B12       NC         B13       NC	A10	IO23RSB0
A13       IO36RSB0         A14       NC         A15       NC         A16       IO50RSB0         A17       IO51RSB0         A18       NC         A19       NC         A20       VCCIB0         A21       GND         B1       GND         B2       VCCIB3         B3       NC         B4       NC         B5       NC         B6       NC         B7       NC         B8       NC         B9       NC         B10       NC         B11       NC         B12       NC         B13       NC	A11	IO29RSB0
A14         NC           A15         NC           A16         IO50RSB0           A17         IO51RSB0           A18         NC           A19         NC           A20         VCCIB0           A21         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC           B6         NC           B7         NC           B8         NC           B9         NC           B10         NC           B11         NC           B12         NC           B13         NC	A12	IO35RSB0
A15         NC           A16         IO50RSB0           A17         IO51RSB0           A18         NC           A19         NC           A20         VCCIB0           A21         GND           A22         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC           B6         NC           B7         NC           B8         NC           B9         NC           B10         NC           B11         NC           B12         NC           B13         NC	A13	IO36RSB0
A16       IO50RSB0         A17       IO51RSB0         A18       NC         A19       NC         A20       VCCIB0         A21       GND         A22       GND         B1       GND         B2       VCCIB3         B3       NC         B4       NC         B5       NC         B6       NC         B7       NC         B8       NC         B9       NC         B10       NC         B11       NC         B12       NC         B13       NC	A14	NC
A17         IO51RSB0           A18         NC           A19         NC           A20         VCCIB0           A21         GND           A22         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC           B6         NC           B7         NC           B8         NC           B9         NC           B10         NC           B11         NC           B12         NC           B13         NC	A15	NC
A18         NC           A19         NC           A20         VCCIB0           A21         GND           A22         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC           B6         NC           B7         NC           B8         NC           B9         NC           B10         NC           B11         NC           B12         NC           B13         NC	A16	IO50RSB0
A19         NC           A20         VCCIB0           A21         GND           A22         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC           B6         NC           B7         NC           B8         NC           B9         NC           B10         NC           B11         NC           B12         NC           B13         NC	A17	IO51RSB0
A20         VCCIB0           A21         GND           A22         GND           B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC           B6         NC           B7         NC           B8         NC           B9         NC           B10         NC           B11         NC           B12         NC           B13         NC	A18	NC
A21       GND         A22       GND         B1       GND         B2       VCCIB3         B3       NC         B4       NC         B5       NC         B6       NC         B7       NC         B8       NC         B9       NC         B10       NC         B11       NC         B12       NC         B13       NC	A19	NC
A22       GND         B1       GND         B2       VCCIB3         B3       NC         B4       NC         B5       NC         B6       NC         B7       NC         B8       NC         B9       NC         B10       NC         B11       NC         B12       NC         B13       NC	A20	VCCIB0
B1         GND           B2         VCCIB3           B3         NC           B4         NC           B5         NC           B6         NC           B7         NC           B8         NC           B9         NC           B10         NC           B11         NC           B12         NC           B13         NC	A21	GND
B2         VCCIB3           B3         NC           B4         NC           B5         NC           B6         NC           B7         NC           B8         NC           B9         NC           B10         NC           B11         NC           B12         NC           B13         NC	A22	GND
B3         NC           B4         NC           B5         NC           B6         NC           B7         NC           B8         NC           B9         NC           B10         NC           B11         NC           B12         NC           B13         NC	B1	GND
B4         NC           B5         NC           B6         NC           B7         NC           B8         NC           B9         NC           B10         NC           B11         NC           B12         NC           B13         NC	B2	VCCIB3
B5         NC           B6         NC           B7         NC           B8         NC           B9         NC           B10         NC           B11         NC           B12         NC           B13         NC	В3	NC
B6         NC           B7         NC           B8         NC           B9         NC           B10         NC           B11         NC           B12         NC           B13         NC	B4	NC
B7         NC           B8         NC           B9         NC           B10         NC           B11         NC           B12         NC           B13         NC	B5	NC
B8         NC           B9         NC           B10         NC           B11         NC           B12         NC           B13         NC	В6	NC
B9         NC           B10         NC           B11         NC           B12         NC           B13         NC	B7	NC
B10 NC B11 NC B12 NC B13 NC	B8	NC
B11 NC B12 NC B13 NC	В9	NC
B12 NC B13 NC	B10	NC
B13 NC	B11	NC
	B12	NC
B14 NC	B13	NC
	B14	NC

_	
Pin Number	FG484 A3P400 Function
B15	NC
B16	NC
B17	NC
B18	NC
B19	NC
B20	NC
B21	VCCIB1
B22	GND
C1	VCCIB3
C2	NC
C3	NC
C4	NC
C5	GND
C6	NC
C7	NC
C8	VCC
C9	VCC
C10	NC
C11	NC
C12	NC
C13	NC
C14	VCC
C15	VCC
C16	NC
C17	NC
C18	GND
C19	NC
C20	NC
C21	NC
C22	VCCIB1
D1	NC
D2	NC
D3	NC
D4	GND
D5	GAA0/IO00RSB0
D6	GAA1/IO01RSB0

FG484	
Pin Number	A3P400 Function
D7	GAB0/IO02RSB0
D8	IO16RSB0
D9	IO17RSB0
D10	IO22RSB0
D11	IO28RSB0
D12	IO34RSB0
D13	IO37RSB0
D14	IO41RSB0
D15	IO43RSB0
D16	GBB1/IO57RSB0
D17	GBA0/IO58RSB0
D18	GBA1/IO59RSB0
D19	GND
D20	NC
D21	NC
D22	NC
E1	NC
E2	NC
E3	GND
E4	GAB2/IO154UDB3
E5	GAA2/IO155UDB3
E6	IO12RSB0
E7	GAB1/IO03RSB0
E8	IO13RSB0
E9	IO14RSB0
E10	IO21RSB0
E11	IO27RSB0
E12	IO32RSB0
E13	IO38RSB0
E14	IO42RSB0
E15	GBC1/IO55RSB0
E16	GBB0/IO56RSB0
E17	IO44RSB0
E18	GBA2/IO60PDB1
E19	IO60NDB1
E20	GND

4-66 Revision 18



FG484	
Pin Number	A3P1000 Function
Y15	VCC
Y16	NC
Y17	NC
Y18	GND
Y19	NC
Y20	NC
Y21	NC
Y22	VCCIB1
AA1	GND
AA2	VCCIB3
AA3	NC
AA4	IO181RSB2
AA5	IO178RSB2
AA6	IO175RSB2
AA7	IO169RSB2
AA8	IO166RSB2
AA9	IO160RSB2
AA10	IO152RSB2
AA11	IO146RSB2
AA12	IO139RSB2
AA13	IO133RSB2
AA14	NC
AA15	NC
AA16	IO122RSB2
AA17	IO119RSB2
AA18	IO117RSB2
AA19	NC
AA20	NC
AA21	VCCIB1
AA22	GND
AB1	GND
AB2	GND
AB3	VCCIB2
AB4	IO180RSB2
AB5	IO176RSB2
AB6	IO173RSB2

	FG484
Pin Number	A3P1000 Function
AB7	IO167RSB2
AB8	IO162RSB2
AB9	IO156RSB2
AB10	IO150RSB2
AB11	IO145RSB2
AB12	IO144RSB2
AB13	IO132RSB2
AB14	IO127RSB2
AB15	IO126RSB2
AB16	IO123RSB2
AB17	IO121RSB2
AB18	IO118RSB2
AB19	NC
AB20	VCCIB2
AB21	GND
AB22	GND

4-80 Revision 18



Revision	Changes	Page
Revision 9 (Oct 2009) Product Brief v1.3	The CS121 package was added to table under "Features and Benefits" section, the "I/Os Per Package 1" table, Table 1 • ProASIC3 FPGAs Package Sizes Dimensions, "ProASIC3 Ordering Information", and the "Temperature Grade Offerings" table.	I – IV
	"ProASIC3 Ordering Information" was revised to include the fact that some RoHS compliant packages are halogen-free.	IV
Packaging v1.5	The "CS121 – Bottom View" figure and pin table for A3P060 are new.	4-15
Revision 8 (Aug 2009) Product Brief v1.2	All references to M7 devices (CoreMP7) and speed grade –F were removed from this document.	N/A
	Table 1-1 I/O Standards supported is new.	1-7
	The I/Os with Advanced I/O Standards section was revised to add definitions of hot-swap and cold-sparing.	1-7
DC and Switching Characteristics v1.4	$3.3\ V\ LVCMOS$ and $1.2\ V\ LVCMOS$ Wide Range support was added to the datasheet. This affects all tables that contained $3.3\ V\ LVCMOS$ and $1.2\ V\ LVCMOS$ data.	N/A
	$\rm I_{\rm IL}$ and $\rm I_{\rm IH}$ input leakage current information was added to all "Minimum and Maximum DC Input and Output Levels" tables.	N/A
	–F was removed from the datasheet. The speed grade is no longer supported.	N/A
	The notes in Table 2-2 • Recommended Operating Conditions 1 were updated.	2-2
	Table 2-4 • Overshoot and Undershoot Limits 1 was updated.	2-3
	Table 2-6 • Temperature and Voltage Derating Factors for Timing Delays was updated.	2-6
	In Table 2-116 • RAM4K9, the following specifications were removed:	2-96
	twro	
	tсскн	
	In Table 2-117 • RAM512X18, the following specifications were removed:  twRO  tcckh	2-97
	In the title of Table 2-74 • 1.8 V LVCMOS High Slew, VCCI had a typo. It was changed from 3.0 V to 1.7 V.	2-58
Revision 7 (Feb 2009) Product Brief v1.1	The "Advanced I/O" section was revised to add a bullet regarding wide range power supply voltage support.	I
	The table under "Features and Benefits" section, was updated to include a value for typical equivalent macrocells for A3P250.	I
	The QN48 package was added to the following tables: the table under "Features and Benefits" section, "I/Os Per Package 1" "ProASIC3 FPGAs Package Sizes Dimensions", and "Temperature Grade Offerings".	N/A
	The number of singled-ended I/Os for QN68 was added to the "I/Os Per Package 1" table.	
	The Wide Range I/O Support section is new.	1-7
Revision 6 (Dec 2008)	The "QN48 – Bottom View" section is new.	4-1
Packaging v1.4	The "QN68" pin table for A3P030 is new.	4-5



Revision	Changes	Page
v2.0 (continued)	3	
	Table 3-11 • Different Components Contributing to Dynamic Power Consumption in ProASIC3 Devices was updated.	3-9
	Table 3-24 • I/O Output Buffer Maximum Resistances1 (Advanced) and Table 3-25 • I/O Output Buffer Maximum Resistances1 (Standard Plus) were updated.	3-22 to 3-22
	Table 3-17 • Summary of Maximum and Minimum DC Input Levels Applicable to Commercial and Industrial Conditions was updated.	3-18
	Table 3-28 • I/O Short Currents IOSH/IOSL (Advanced) and Table 3-29 • I/O Short Currents IOSH/IOSL (Standard Plus) were updated.	3-24 to 3-26
	The note in Table 3-32 • I/O Input Rise Time, Fall Time, and Related I/O Reliability was updated.	3-27
	Figure 3-33 • Write Access After Write onto Same Address, Figure 3-34 • Read Access After Write onto Same Address, and Figure 3-35 • Write Access After Read onto Same Address are new.	3-82 to 3-84
	Figure 3-43 • Timing Diagram was updated.	3-96
	Ambient was deleted from the "Speed Grade and Temperature Grade Matrix".	iv
	Notes were added to the package diagrams identifying if they were top or bottom view.	N/A
	The A3P030 "132-Pin QFN" table is new.	4-2
	The A3P060 "132-Pin QFN" table is new.	4-4
	The A3P125 "132-Pin QFN" table is new.	4-6
	The A3P250 "132-Pin QFN" table is new.	4-8
	The A3P030 "100-Pin VQFP" table is new.	4-11
Advance v0.7 (January 2007)	In the "I/Os Per Package" table, the I/O numbers were added for A3P060, A3P125, and A3P250. The A3P030-VQ100 I/O was changed from 79 to 77.	ii
Advance v0.6 (April 2006)	The term flow-through was changed to pass-through.	N/A
	Table 1 was updated to include the QN132.	ii
	The "I/Os Per Package" table was updated with the QN132. The footnotes were also updated. The A3P400-FG144 I/O count was updated.	ii
	"Automotive ProASIC3 Ordering Information" was updated with the QN132.	iii
	"Temperature Grade Offerings" was updated with the QN132.	iii
	B-LVDS and M-LDVS are new I/O standards added to the datasheet.	N/A
	The term flow-through was changed to pass-through.	N/A
	Figure 2-7 • Efficient Long-Line Resources was updated.	2-7
	The footnotes in Figure 2-15 • Clock Input Sources Including CLKBUF, CLKBUF_LVDS/LVPECL, and CLKINT were updated.	2-16
	The Delay Increments in the Programmable Delay Blocks specification in Figure 2-24 • ProASIC3E CCC Options.	2-24
	The "SRAM and FIFO" section was updated.	2-21