



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | 147456 |
| Number of I/O | 97 |
| Number of Gates | 1000000 |
| Voltage - Supply | 1.425V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 144-LBGA |
| Supplier Device Package | 144-FPBGA (13x13) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/m7a3p1000-2fg144i |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



ProASIC3 Device Family Overview ProASIC3 DC and Switching Characteristics Pin Descriptions Package Pin Assignments QN68 – Bottom View4-3 **Datasheet Information**



I/Os with Advanced I/O Standards

The ProASIC3 family of FPGAs features a flexible I/O structure, supporting a range of voltages (1.5 V, 1.8 V, 2.5 V, and 3.3 V). ProASIC3 FPGAs support many different I/O standards—single-ended and differential.

The I/Os are organized into banks, with two or four banks per device. The configuration of these banks determines the I/O standards supported (Table 1-1).

Table 1-1 • I/O Standards Supported

| | | I/C |) Standards | Supported |
|---------------|---|------------------|---------------|---------------------------------|
| I/O Bank Type | Device and Bank Location | LVTTL/ LVCMOS | PCI/PCI-X | LVPECL, LVDS, B-LVDS, M-LVDS |
| Advanced | East and west Banks of A3P250 and larger devices | ✓ | ✓ | ✓ |
| Standard Plus | North and south banks of A3P250 and larger devices All banks of A3P060 and A3P125 | \ | √ | Not supported |
| Standard | All banks of A3P015 and A3P030 | √ | Not supported | Not supported |

Each I/O module contains several input, output, and enable registers. These registers allow the implementation of the following:

- · Single-Data-Rate applications
- Double-Data-Rate applications—DDR LVDS, B-LVDS, and M-LVDS I/Os for point-to-point communications

ProASIC3 banks for the A3P250 device and above support LVPECL, LVDS, B-LVDS and M-LVDS. B-LVDS and M-LVDS can support up to 20 loads.

Hot-swap (also called hot-plug, or hot-insertion) is the operation of hot-insertion or hot-removal of a card in a poweredup system.

Cold-sparing (also called cold-swap) refers to the ability of a device to leave system data undisturbed when the system is powered up, while the component itself is powered down, or when power supplies are floating.

Wide Range I/O Support

ProASIC3 devices support JEDEC-defined wide range I/O operation. ProASIC3 supports the JESD8-B specification, covering both 3 V and 3.3 V supplies, for an effective operating range of 2.7 V to 3.6 V.

Wider I/O range means designers can eliminate power supplies or power conditioning components from the board or move to less costly components with greater tolerances. Wide range eases I/O bank management and provides enhanced protection from system voltage spikes, while providing the flexibility to easily run custom voltage applications.

Specifying I/O States During Programming

You can modify the I/O states during programming in FlashPro. In FlashPro, this feature is supported for PDB files generated from Designer v8.5 or greater. See the *FlashPro User's Guide* for more information.

Note: PDB files generated from Designer v8.1 to Designer v8.4 (including all service packs) have limited display of Pin Numbers only.

- 1. Load a PDB from the FlashPro GUI. You must have a PDB loaded to modify the I/O states during programming.
- 2. From the FlashPro GUI, click PDB Configuration. A FlashPoint Programming File Generator window appears.
- 3. Click the Specify I/O States During Programming button to display the Specify I/O States During Programming dialog box.
- 4. Sort the pins as desired by clicking any of the column headers to sort the entries by that header. Select the I/Os you wish to modify (Figure 1-4 on page 1-8).
- 5. Set the I/O Output State. You can set Basic I/O settings if you want to use the default I/O settings for your pins, or use Custom I/O settings to customize the settings for each pin. Basic I/O state settings:
 - 1 I/O is set to drive out logic High

1-7 Revision 18



0 - I/O is set to drive out logic Low

Last Known State – I/O is set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming

Z -Tristate: I/O is tristated




Figure 1-4 • I/O States During Programming Window

6. Click OK to return to the FlashPoint – Programming File Generator window.

Note: I/O States During programming are saved to the ADB and resulting programming files after completing programming file generation.



RAM Contribution—P_{MEMORY}

 $P_{MEMORY} = P_{AC11} * N_{BLOCKS} * F_{READ-CLOCK} * \beta_2 + P_{AC12} * N_{BLOCK} * F_{WRITE-CLOCK} * \beta_3$

N_{BLOCKS} is the number of RAM blocks used in the design.

F_{READ-CLOCK} is the memory read clock frequency.

 β_2 is the RAM enable rate for read operations.

F_{WRITE-CLOCK} is the memory write clock frequency.

 β_3 is the RAM enable rate for write operations—guidelines are provided in Table 2-17 on page 2-14.

PLL Contribution—P_{PLL}

 $P_{PLL} = P_{DC4} + P_{AC13} * F_{CLKOUT}$

F_{CLKOUT} is the output clock frequency. ¹

Guidelines

Toggle Rate Definition

A toggle rate defines the frequency of a net or logic element relative to a clock. It is a percentage. If the toggle rate of a net is 100%, this means that this net switches at half the clock frequency. Below are some examples:

- The average toggle rate of a shift register is 100% because all flip-flop outputs toggle at half of the clock frequency.
- The average toggle rate of an 8-bit counter is 25%:
 - Bit 0 (LSB) = 100%
 - Bit 1 = 50%
 - Bit 2 = 25%
 - ...
 - Bit 7 (MSB) = 0.78125%
 - Average toggle rate = (100% + 50% + 25% + 12.5% + . . . + 0.78125%) / 8

Enable Rate Definition

Output enable rate is the average percentage of time during which tristate outputs are enabled. When nontristate output buffers are used, the enable rate should be 100%.

Table 2-16 • Toggle Rate Guidelines Recommended for Power Calculation

| Component | Guideline | |
|------------|----------------------------------|-----|
| α_1 | Toggle rate of VersaTile outputs | 10% |
| α_2 | I/O buffer toggle rate | 10% |

Table 2-17 • Enable Rate Guidelines Recommended for Power Calculation

| Component | Definition | Guideline |
|-----------|--------------------------------------|-----------|
| β_1 | I/O output buffer enable rate | 100% |
| β_2 | RAM enable rate for read operations | 12.5% |
| β_3 | RAM enable rate for write operations | 12.5% |

The PLL dynamic contribution depends on the input clock frequency, the number of output clock signals generated by the PLL, and the
frequency of each output clock. If a PLL is used to generate more than one output clock, include each output clock in the formula by
adding its corresponding contribution (P_{AC14} * F_{CLKOUT} product) to the total PLL contribution.






Figure 2-6 • Tristate Output Buffer Timing Model and Delays (Example)



Table 2-32 • I/O Short Currents IOSH/IOSL
Applicable to Advanced I/O Banks

| | Drive Strength | IOSL (mA) ¹ | IOSH (mA) ¹ | |
|--------------------------------------|-----------------------------|---------------------------------|---------------------------------|--|
| 3.3 V LVTTL / 3.3 V LVCMOS | 2 mA | 27 | 25 | |
| | 4 mA | 27 | 25 | |
| | 6 mA | 54 | 51 | |
| | 8 mA | 54 | 51 | |
| | 12 mA | 109 | 103 | |
| | 16 mA | 127 | 132 | |
| | 24 mA | 181 | 268 | |
| 3.3 V LVCMOS Wide Range ² | 100 μΑ | Same as regular 3.3 V LVCMOS | Same as regular 3.3 V LVCMOS | |
| 2.5 V LVCMOS | 2 mA | 18 | 16 | |
| | 4 mA | 18 | 16 | |
| | 6 mA | 37 | 32 | |
| | 8 mA | 37 | 32 | |
| | 12 mA | 74 | 65 | |
| | 16 mA | 87 | 83 | |
| | 24 mA | 124 | 169 | |
| 1.8 V LVCMOS | 2 mA | 11 | 9 | |
| | 4 mA | 22 | 17 | |
| | 6 mA | 44 | 35 | |
| | 8 mA | 51 | 45 | |
| | 12 mA | 74 | 91 | |
| | 16 mA | 74 | 91 | |
| 1.5 V LVCMOS | 2 mA | 16 | 13 | |
| | 4 mA | 33 | 25 | |
| | 6 mA | 39 | 32 | |
| | 8 mA | 55 | 66 | |
| | 12 mA | 55 | 66 | |
| 3.3 V PCI/PCI-X | Per PCI/PCI-X specification | 109 | 103 | |

Notes:

2-29 Revision 18

^{1.} $T_J = 100^{\circ}C$

^{2.} Applicable to 3.3 V LVCMOS Wide Range. I_{OSL}/I_{OSH} dependent on the I/O buffer drive strength selected for wide range applications. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.



Table 2-45 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Standard I/O Banks

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | Units |
|-------------------|----------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| | -2 | 0.49 | 3.29 | 0.03 | 0.75 | 0.32 | 3.36 | 2.80 | 1.79 | 2.01 | ns |

Notes:

- 1. Software default selection highlighted in gray.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-46 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V

Applicable to Standard I/O Banks

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | Units |
|-------------------|----------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| 2 mA | Std. | 0.66 | 9.46 | 0.04 | 1.00 | 0.43 | 9.64 | 8.54 | 2.07 | 2.04 | ns |
| | -1 | 0.56 | 8.05 | 0.04 | 0.85 | 0.36 | 8.20 | 7.27 | 1.76 | 1.73 | ns |
| | -2 | 0.49 | 7.07 | 0.03 | 0.75 | 0.32 | 7.20 | 6.38 | 1.55 | 1.52 | ns |
| 4 mA | Std. | 0.66 | 9.46 | 0.04 | 1.00 | 0.43 | 9.64 | 8.54 | 2.07 | 2.04 | ns |
| | -1 | 0.56 | 8.05 | 0.04 | 0.85 | 0.36 | 8.20 | 7.27 | 1.76 | 1.73 | ns |
| | -2 | 0.49 | 7.07 | 0.03 | 0.75 | 0.32 | 7.20 | 6.38 | 1.55 | 1.52 | ns |
| 6 mA | Std. | 0.66 | 6.57 | 0.04 | 1.00 | 0.43 | 6.69 | 5.98 | 2.40 | 2.57 | ns |
| | -1 | 0.56 | 5.59 | 0.04 | 0.85 | 0.36 | 5.69 | 5.09 | 2.04 | 2.19 | ns |
| | -2 | 0.49 | 4.91 | 0.03 | 0.75 | 0.32 | 5.00 | 4.47 | 1.79 | 1.92 | ns |
| 8 mA | Std. | 0.66 | 6.57 | 0.04 | 1.00 | 0.43 | 6.69 | 5.98 | 2.40 | 2.57 | ns |
| | -1 | 0.56 | 5.59 | 0.04 | 0.85 | 0.36 | 5.69 | 5.09 | 2.04 | 2.19 | ns |
| | -2 | 0.49 | 4.91 | 0.03 | 0.75 | 0.32 | 5.00 | 4.47 | 1.79 | 1.92 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



Table 2-83 • 1.5 V LVCMOS Low Slew

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V

Applicable to Standard Plus I/O Banks

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | t _{ZLS} | t _{ZHS} | Units |
|-------------------|----------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| 2 mA | Std. | 0.66 | 12.08 | 0.04 | 1.42 | 0.43 | 12.01 | 12.08 | 2.72 | 2.43 | 14.24 | 14.31 | ns |
| | – 1 | 0.56 | 10.27 | 0.04 | 1.21 | 0.36 | 10.21 | 10.27 | 2.31 | 2.06 | 12.12 | 12.18 | ns |
| | -2 | 0.49 | 9.02 | 0.03 | 1.06 | 0.32 | 8.97 | 9.02 | 2.03 | 1.81 | 10.64 | 10.69 | ns |
| 4 mA | Std. | 0.66 | 9.28 | 0.04 | 1.42 | 0.43 | 9.45 | 8.91 | 3.04 | 3.00 | 11.69 | 11.15 | ns |
| | -1 | 0.56 | 7.89 | 0.04 | 1.21 | 0.36 | 8.04 | 7.58 | 2.58 | 2.55 | 9.94 | 9.49 | ns |
| | -2 | 0.49 | 6.93 | 0.03 | 1.06 | 0.32 | 7.06 | 6.66 | 2.27 | 2.24 | 8.73 | 8.33 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-84 • 1.5 V LVCMOS High Slew

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V

Applicable to Standard I/O Banks

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | Units |
|-------------------|----------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| 2 mA | Std. | 0.66 | 7.65 | 0.04 | 1.42 | 0.43 | 6.31 | 7.65 | 2.45 | 2.45 | ns |
| | -1 | 0.56 | 6.50 | 0.04 | 1.21 | 0.36 | 5.37 | 6.50 | 2.08 | 2.08 | ns |
| | -2 | 0.49 | 5.71 | 0.03 | 1.06 | 0.32 | 4.71 | 5.71 | 1.83 | 1.83 | ns |

Notes:

- 1. Software default selection highlighted in gray.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-85 • 1.5 V LVCMOS Low Slew

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V

Applicable to Standard I/O Banks

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | Units |
|-------------------|----------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| 2 mA | Std. | 0.66 | 12.33 | 0.04 | 1.42 | 0.43 | 11.79 | 12.33 | 2.45 | 2.32 | ns |
| | -1 | 0.56 | 10.49 | 0.04 | 1.21 | 0.36 | 10.03 | 10.49 | 2.08 | 1.98 | ns |
| | -2 | 0.49 | 9.21 | 0.03 | 1.06 | 0.32 | 8.81 | 9.21 | 1.83 | 1.73 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2-63 Revision 18



DDR Module Specifications

Input DDR Module




Figure 2-20 • Input DDR Timing Model

Table 2-101 • Parameter Definitions

| Parameter Name | Parameter Definition | Measuring Nodes (from, to) |
|-------------------------|------------------------------|----------------------------|
| t _{DDRICLKQ1} | Clock-to-Out Out_QR | B, D |
| t _{DDRICLKQ2} | Clock-to-Out Out_QF | B, E |
| t _{DDRISUD} | Data Setup Time of DDR input | A, B |
| t _{DDRIHD} | Data Hold Time of DDR input | A, B |
| t _{DDRICLR2Q1} | Clear-to-Out Out_QR | C, D |
| t _{DDRICLR2Q2} | Clear-to-Out Out_QF | C, E |
| t _{DDRIREMCLR} | Clear Removal | C, B |
| t _{DDRIRECCLR} | Clear Recovery | C, B |

2-77 Revision 18




Package Pin Assignments

| (| CS121 | | CS121 | | CS121 |
|------------|-----------------|------------|-----------------|------------|-----------------|
| Pin Number | A3P060 Function | Pin Number | A3P060 Function | Pin Number | A3P060 Function |
| A1 | GNDQ | D4 | IO10RSB0 | G7 | VCC |
| A2 | IO01RSB0 | D5 | IO11RSB0 | G8 | GDC0/IO46RSB0 |
| A3 | GAA1/IO03RSB0 | D6 | IO18RSB0 | G9 | GDA1/IO49RSB0 |
| A4 | GAC1/IO07RSB0 | D7 | IO32RSB0 | G10 | GDB0/IO48RSB0 |
| A5 | IO15RSB0 | D8 | IO31RSB0 | G11 | GCA0/IO40RSB0 |
| A6 | IO13RSB0 | D9 | GCA2/IO41RSB0 | H1 | IO75RSB1 |
| A7 | IO17RSB0 | D10 | IO30RSB0 | H2 | IO76RSB1 |
| A8 | GBB1/IO22RSB0 | D11 | IO33RSB0 | H3 | GFC2/IO78RSB1 |
| A9 | GBA1/IO24RSB0 | E1 | IO87RSB1 | H4 | GFA2/IO80RSB1 |
| A10 | GNDQ | E2 | GFC0/IO85RSB1 | H5 | IO77RSB1 |
| A11 | VMV0 | E3 | IO92RSB1 | H6 | GEC2/IO66RSB1 |
| B1 | GAA2/IO95RSB1 | E4 | IO94RSB1 | H7 | IO54RSB1 |
| B2 | IO00RSB0 | E5 | VCC | H8 | GDC2/IO53RSB1 |
| В3 | GAA0/IO02RSB0 | E6 | VCCIB0 | H9 | VJTAG |
| B4 | GAC0/IO06RSB0 | E7 | GND | H10 | TRST |
| B5 | IO08RSB0 | E8 | GCC0/IO36RSB0 | H11 | IO44RSB0 |
| В6 | IO12RSB0 | E9 | IO34RSB0 | J1 | GEC1/IO74RSB1 |
| B7 | IO16RSB0 | E10 | GCB1/IO37RSB0 | J2 | GEC0/IO73RSB1 |
| B8 | GBC1/IO20RSB0 | E11 | GCC1/IO35RSB0 | J3 | GEB1/IO72RSB1 |
| В9 | GBB0/IO21RSB0 | F1 | VCOMPLF | J4 | GEA0/IO69RSB1 |
| B10 | GBB2/IO27RSB0 | F2 | GFB0/IO83RSB1 | J5 | GEB2/IO67RSB1 |
| B11 | GBA2/IO25RSB0 | F3 | GFA0/IO82RSB1 | J6 | IO62RSB1 |
| C1 | IO89RSB1 | F4 | GFC1/IO86RSB1 | J7 | GDA2/IO51RSB1 |
| C2 | GAC2/IO91RSB1 | F5 | VCCIB1 | J8 | GDB2/IO52RSB1 |
| C3 | GAB1/IO05RSB0 | F6 | VCC | J9 | TDI |
| C4 | GAB0/IO04RSB0 | F7 | VCCIB0 | J10 | TDO |
| C5 | IO09RSB0 | F8 | GCB2/IO42RSB0 | J11 | GDC1/IO45RSB0 |
| C6 | IO14RSB0 | F9 | GCC2/IO43RSB0 | K1 | GEB0/IO71RSB1 |
| C7 | GBA0/IO23RSB0 | F10 | GCB0/IO38RSB0 | K2 | GEA1/IO70RSB1 |
| C8 | GBC0/IO19RSB0 | F11 | GCA1/IO39RSB0 | K3 | GEA2/IO68RSB1 |
| C9 | IO26RSB0 | G1 | VCCPLF | K4 | IO64RSB1 |
| C10 | IO28RSB0 | G2 | GFB2/IO79RSB1 | K5 | IO60RSB1 |
| C11 | GBC2/IO29RSB0 | G3 | GFA1/IO81RSB1 | K6 | IO59RSB1 |
| D1 | IO88RSB1 | G4 | GFB1/IO84RSB1 | K7 | IO56RSB1 |
| D2 | IO90RSB1 | G5 | GND | K8 | TCK |
| D3 | GAB2/IO93RSB1 | G6 | VCCIB1 | K9 | TMS |

4-16 Revision 18

TQ144 - Top View




Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.



PQ208 - Top View



Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.

4-28 Revision 18



Package Pin Assignments

| FG144 | | |
|------------|-----------------|--|
| Pin Number | A3P400 Function | |
| A1 | GNDQ | |
| A2 VMV0 | | |
| A3 | GAB0/IO02RSB0 | |
| A4 | GAB1/IO03RSB0 | |
| A5 | IO16RSB0 | |
| A6 | GND | |
| A7 | IO30RSB0 | |
| A8 | VCC | |
| A9 | IO34RSB0 | |
| A10 | GBA0/IO58RSB0 | |
| A11 | GBA1/IO59RSB0 | |
| A12 GNDQ | | |
| B1 | GAB2/IO154UDB3 | |
| B2 | GND | |
| В3 | GAA0/IO00RSB0 | |
| B4 | GAA1/IO01RSB0 | |
| B5 | IO14RSB0 | |
| В6 | IO19RSB0 | |
| В7 | IO23RSB0 | |
| B8 | IO31RSB0 | |
| В9 | GBB0/IO56RSB0 | |
| B10 | GBB1/IO57RSB0 | |
| B11 | GND | |
| B12 | VMV1 | |
| C1 | IO154VDB3 | |
| C2 | GFA2/IO144PPB3 | |
| C3 | GAC2/IO153UDB3 | |
| C4 | VCC | |
| C5 | IO12RSB0 | |
| C6 | IO17RSB0 | |
| C7 | IO25RSB0 | |
| C8 | IO32RSB0 | |
| C9 | IO53RSB0 | |
| C10 | GBA2/IO60PDB1 | |
| C11 | IO60NDB1 | |
| C12 | GBC2/IO62PPB1 | |

| Pin Number A3P400 Function D1 IO149NDB3 D2 IO149PDB3 D3 IO153VDB3 D4 GAA2/IO155UPB3 D5 GAC0/IO04RSB0 D6 GAC1/IO05RSB0 D7 GBC0/IO54RSB0 D8 GBC1/IO55RSB0 D9 GBB2/IO61PDB1 D10 IO61NDB1 D11 IO62NPB1 D12 GCB1/IO68PPB1 E1 VCC E2 GFC0/IO147NDB3 E3 GFC1/IO147PDB3 E4 VCCIB3 E5 IO155VPB3 E6 VCCIB0 E7 VCCIB0 E8 GCC1/IO67PDB1 E9 VCCIB1 E10 VCC E11 GCA0/IO69NDB1 F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 | FG144 | | |
|--|-----------------|----------------|--|
| D1 IO149NDB3 D2 IO149PDB3 D3 IO153VDB3 D4 GAA2/IO155UPB3 D5 GAC0/IO04RSB0 D6 GAC1/IO05RSB0 D7 GBC0/IO54RSB0 D8 GBC1/IO55RSB0 D9 GBB2/IO61PDB1 D10 IO61NDB1 D11 IO62NPB1 D12 GCB1/IO68PPB1 E1 VCC E2 GFC0/IO147NDB3 E3 GFC1/IO147PDB3 E4 VCCIB3 E5 IO155VPB3 E6 VCCIB0 E7 VCCIB0 E8 GCC1/IO67PDB1 E9 VCCIB1 E10 VCC E11 GCA0/IO69NDB1 E12 IO70NDB1 F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 G | | _ | |
| D2 | | | |
| D3 IO153VDB3 D4 GAA2/IO155UPB3 D5 GAC0/IO04RSB0 D6 GAC1/IO05RSB0 D7 GBC0/IO54RSB0 D8 GBC1/IO55RSB0 D9 GBB2/IO61PDB1 D10 IO61NDB1 D11 IO62NPB1 D12 GCB1/IO68PPB1 E1 VCC E2 GFC0/IO147NDB3 E3 GFC1/IO147PDB3 E4 VCCIB3 E5 IO155VPB3 E6 VCCIB0 E7 VCCIB0 E8 GCC1/IO67PDB1 E9 VCCIB1 E9 VCCIB1 E10 VCC E11 GCA0/IO69NDB1 F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/I | | | |
| D4 GAA2/IO155UPB3 D5 GAC0/IO04RSB0 D6 GAC1/IO05RSB0 D7 GBC0/IO54RSB0 D8 GBC1/IO55RSB0 D9 GBB2/IO61PDB1 D10 IO61NDB1 D11 IO62NPB1 D12 GCB1/IO68PPB1 E1 VCC E2 GFC0/IO147NDB3 E3 GFC1/IO147PDB3 E4 VCCIB3 E5 IO155VPB3 E6 VCCIB0 E7 VCCIB0 E8 GCC1/IO67PDB1 E9 VCCIB1 E10 VCC E11 GCA0/IO69NDB1 E12 IO70NDB1 F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 <t< td=""><td>D2</td><td>IO149PDB3</td></t<> | D2 | IO149PDB3 | |
| D5 GAC0/IO04RSB0 D6 GAC1/IO05RSB0 D7 GBC0/IO54RSB0 D8 GBC1/IO55RSB0 D9 GBB2/IO61PDB1 D10 IO61NDB1 D11 IO62NPB1 D12 GCB1/IO68PPB1 E1 VCC E2 GFC0/IO147NDB3 E3 GFC1/IO147PDB3 E4 VCCIB3 E5 IO155VPB3 E6 VCCIB0 E7 VCCIB0 E8 GCC1/IO67PDB1 E9 VCCIB1 E10 VCC E11 GCA0/IO69NDB1 E12 IO70NDB1 F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO6 | D3 | IO153VDB3 | |
| D6 GAC1/IO05RSB0 D7 GBC0/IO54RSB0 D8 GBC1/IO55RSB0 D9 GBB2/IO61PDB1 D10 IO61NDB1 D11 IO62NPB1 D12 GCB1/IO68PPB1 E1 VCC E2 GFC0/IO147NDB3 E3 GFC1/IO147PDB3 E4 VCCIB3 E5 IO155VPB3 E6 VCCIB0 E7 VCCIB0 E8 GCC1/IO67PDB1 E9 VCCIB1 E10 VCC E11 GCA0/IO69NDB1 E12 IO70NDB1 F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | D4 | GAA2/IO155UPB3 | |
| D7 GBC0/IO54RSB0 D8 GBC1/IO55RSB0 D9 GBB2/IO61PDB1 D10 IO61NDB1 D11 IO62NPB1 D12 GCB1/IO68PPB1 E1 VCC E2 GFC0/IO147NDB3 E3 GFC1/IO147PDB3 E4 VCCIB3 E5 IO155VPB3 E6 VCCIB0 E7 VCCIB0 E8 GCC1/IO67PDB1 E9 VCCIB1 E10 VCC E11 GCA0/IO69NDB1 E12 IO70NDB1 F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | D5 | GAC0/IO04RSB0 | |
| D8 GBC1/IO55RSB0 D9 GBB2/IO61PDB1 D10 IO61NDB1 D11 IO62NPB1 D12 GCB1/IO68PPB1 E1 VCC E2 GFC0/IO147NDB3 E3 GFC1/IO147PDB3 E4 VCCIB3 E5 IO155VPB3 E6 VCCIB0 E7 VCCIB0 E8 GCC1/IO67PDB1 E9 VCCIB1 E10 VCC E11 GCA0/IO69NDB1 E12 IO70NDB1 F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | D6 | GAC1/IO05RSB0 | |
| D9 GBB2/IO61PDB1 D10 IO61NDB1 D11 IO62NPB1 D12 GCB1/IO68PPB1 E1 VCC E2 GFC0/IO147NDB3 E3 GFC1/IO147PDB3 E4 VCCIB3 E5 IO155VPB3 E6 VCCIB0 E7 VCCIB0 E8 GCC1/IO67PDB1 E9 VCCIB1 E10 VCC E11 GCA0/IO69NDB1 E12 IO70NDB1 F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | D7 | GBC0/IO54RSB0 | |
| D10 IO61NDB1 D11 IO62NPB1 D12 GCB1/IO68PPB1 E1 VCC E2 GFC0/IO147NDB3 E3 GFC1/IO147PDB3 E4 VCCIB3 E5 IO155VPB3 E6 VCCIB0 E7 VCCIB0 E8 GCC1/IO67PDB1 E9 VCCIB1 E10 VCC E11 GCA0/IO69NDB1 E12 IO70NDB1 F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | D8 | GBC1/IO55RSB0 | |
| D11 IO62NPB1 D12 GCB1/IO68PPB1 E1 VCC E2 GFC0/IO147NDB3 E3 GFC1/IO147PDB3 E4 VCCIB3 E5 IO155VPB3 E6 VCCIB0 E7 VCCIB0 E8 GCC1/IO67PDB1 E9 VCCIB1 E10 VCC E11 GCA0/IO69NDB1 E12 IO70NDB1 F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | D9 | GBB2/IO61PDB1 | |
| D12 GCB1/IO68PPB1 E1 VCC E2 GFC0/IO147NDB3 E3 GFC1/IO147PDB3 E4 VCCIB3 E5 IO155VPB3 E6 VCCIB0 E7 VCCIB0 E8 GCC1/IO67PDB1 E9 VCCIB1 E10 VCC E11 GCA0/IO69NDB1 E12 IO70NDB1 F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | D10 | IO61NDB1 | |
| E1 VCC E2 GFC0/IO147NDB3 E3 GFC1/IO147PDB3 E4 VCCIB3 E5 IO155VPB3 E6 VCCIB0 E7 VCCIB0 E8 GCC1/IO67PDB1 E9 VCCIB1 E10 VCC E11 GCA0/IO69NDB1 E12 IO70NDB1 F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | D11 | IO62NPB1 | |
| E2 GFC0/IO147NDB3 E3 GFC1/IO147PDB3 E4 VCCIB3 E5 IO155VPB3 E6 VCCIB0 E7 VCCIB0 E8 GCC1/IO67PDB1 E9 VCCIB1 E10 VCC E11 GCA0/IO69NDB1 E12 IO70NDB1 F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | D12 | GCB1/IO68PPB1 | |
| E3 GFC1/IO147PDB3 E4 VCCIB3 E5 IO155VPB3 E6 VCCIB0 E7 VCCIB0 E8 GCC1/IO67PDB1 E9 VCCIB1 E10 VCC E11 GCA0/IO69NDB1 E12 IO70NDB1 F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | E1 | VCC | |
| E4 VCCIB3 E5 IO155VPB3 E6 VCCIB0 E7 VCCIB0 E8 GCC1/IO67PDB1 E9 VCCIB1 E10 VCC E11 GCA0/IO69NDB1 E12 IO70NDB1 F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | E2 GFC0/IO147ND | | |
| E5 IO155VPB3 E6 VCCIB0 E7 VCCIB0 E8 GCC1/IO67PDB1 E9 VCCIB1 E10 VCC E11 GCA0/IO69NDB1 E12 IO70NDB1 F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | E3 | GFC1/IO147PDB3 | |
| E6 VCCIB0 E7 VCCIB0 E8 GCC1/IO67PDB1 E9 VCCIB1 E10 VCC E11 GCA0/IO69NDB1 E12 IO70NDB1 F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | E4 | VCCIB3 | |
| E7 VCCIB0 E8 GCC1/IO67PDB1 E9 VCCIB1 E10 VCC E11 GCA0/IO69NDB1 E12 IO70NDB1 F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | E5 | IO155VPB3 | |
| E8 GCC1/IO67PDB1 E9 VCCIB1 E10 VCC E11 GCA0/IO69NDB1 E12 IO70NDB1 F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | E6 | VCCIB0 | |
| E9 VCCIB1 E10 VCC E11 GCA0/IO69NDB1 E12 IO70NDB1 F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | E7 | VCCIB0 | |
| E10 VCC E11 GCA0/IO69NDB1 E12 IO70NDB1 F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | E8 | GCC1/IO67PDB1 | |
| E11 GCA0/IO69NDB1 E12 IO70NDB1 F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | E9 | VCCIB1 | |
| E12 IO70NDB1 F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | E10 | VCC | |
| F1 GFB0/IO146NPB3 F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | E11 | GCA0/IO69NDB1 | |
| F2 VCOMPLF F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | E12 | IO70NDB1 | |
| F3 GFB1/IO146PPB3 F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | F1 | GFB0/IO146NPB3 | |
| F4 IO144NPB3 F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | F2 | VCOMPLF | |
| F5 GND F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | F3 | GFB1/IO146PPB3 | |
| F6 GND F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | F4 | IO144NPB3 | |
| F7 GND F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | F5 | GND | |
| F8 GCC0/IO67NDB1 F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | F6 | GND | |
| F9 GCB0/IO68NPB1 F10 GND F11 GCA1/IO69PDB1 | F7 | GND | |
| F10 GND F11 GCA1/IO69PDB1 | F8 | GCC0/IO67NDB1 | |
| F11 GCA1/IO69PDB1 | F9 | GCB0/IO68NPB1 | |
| | F10 | GND | |
| F12 GCA2/IO70PDB1 | F11 | GCA1/IO69PDB1 | |
| | F12 | GCA2/IO70PDB1 | |

| FG144 | | |
|-----------------|-----------------|--|
| | | |
| Pin Number | A3P400 Function | |
| G1 | GFA1/IO145PPB3 | |
| G2 GND | | |
| G3 | VCCPLF | |
| G4 | GFA0/IO145NPB3 | |
| G5 | GND | |
| G6 | GND | |
| G7 | GND | |
| G8 | GDC1/IO77UPB1 | |
| G9 | IO72NDB1 | |
| G10 | GCC2/IO72PDB1 | |
| G11 | IO71NDB1 | |
| G12 | GCB2/IO71PDB1 | |
| H1 | VCC | |
| H2 | GFB2/IO143PDB3 | |
| H3 GFC2/IO142PS | | |
| H4 GEC1/IO137PD | | |
| H5 | VCC | |
| H6 | IO75PDB1 | |
| H7 | IO75NDB1 | |
| H8 | GDB2/IO81RSB2 | |
| H9 | GDC0/IO77VPB1 | |
| H10 | VCCIB1 | |
| H11 | IO73PSB1 | |
| H12 | VCC | |
| J1 | GEB1/IO136PDB3 | |
| J2 | IO143NDB3 | |
| J3 | VCCIB3 | |
| J4 | GEC0/IO137NDB3 | |
| J5 | IO125RSB2 | |
| J6 | IO116RSB2 | |
| J7 | VCC | |
| J8 | TCK | |
| J9 | GDA2/IO80RSB2 | |
| J10 | TDO | |
| J11 | GDA1/IO79UDB1 | |
| J12 | GDB1/IO78UDB1 | |

4-46 Revision 18



| FG144 | | |
|-----------------|-----------------|--|
| Pin Number | A3P400 Function | |
| K1 | GEB0/IO136NDB3 | |
| K2 | GEA1/IO135PDB3 | |
| K3 | GEA0/IO135NDB3 | |
| K4 | GEA2/IO134RSB2 | |
| K5 | IO127RSB2 | |
| K6 | IO121RSB2 | |
| K7 | GND | |
| K8 | IO104RSB2 | |
| K9 | GDC2/IO82RSB2 | |
| K10 | GND | |
| K11 | GDA0/IO79VDB1 | |
| K12 | GDB0/IO78VDB1 | |
| L1 | GND | |
| L2 | VMV3 | |
| L3 GEB2/IO133RS | | |
| L4 IO128RSB2 | | |
| L5 VCCIB2 | | |
| L6 | IO119RSB2 | |
| L7 | IO114RSB2 | |
| L8 | IO110RSB2 | |
| L9 | TMS | |
| L10 | VJTAG | |
| L11 | VMV2 | |
| L12 | TRST | |
| M1 | GNDQ | |
| M2 | GEC2/IO132RSB2 | |
| М3 | IO129RSB2 | |
| M4 | IO126RSB2 | |
| M5 | IO124RSB2 | |
| M6 | IO122RSB2 | |
| M7 | IO117RSB2 | |
| M8 | IO115RSB2 | |
| M9 | TDI | |
| M10 | VCCIB2 | |
| M11 | VPUMP | |
| M12 | GNDQ | |




| | FG144 | | |
|------------------|------------------|--|--|
| Pin Number | A3P1000 Function | | |
| K1 | GEB0/IO189NDB3 | | |
| K2 | GEA1/IO188PDB3 | | |
| K3 | GEA0/IO188NDB3 | | |
| K4 | GEA2/IO187RSB2 | | |
| K5 | IO169RSB2 | | |
| K6 | IO152RSB2 | | |
| K7 | GND | | |
| K8 | IO117RSB2 | | |
| K9 | GDC2/IO116RSB2 | | |
| K10 | GND | | |
| K11 | GDA0/IO113NDB1 | | |
| K12 | GDB0/IO112NDB1 | | |
| L1 | GND | | |
| L2 | VMV3 | | |
| L3 GEB2/IO186RSE | | | |
| L4 IO172RSB2 | | | |
| L5 VCCIB2 | | | |
| L6 | IO153RSB2 | | |
| L7 | IO144RSB2 | | |
| L8 | IO140RSB2 | | |
| L9 | TMS | | |
| L10 | VJTAG | | |
| L11 | VMV2 | | |
| L12 | TRST | | |
| M1 | GNDQ | | |
| M2 | GEC2/IO185RSB2 | | |
| M3 | IO173RSB2 | | |
| M4 | IO168RSB2 | | |
| M5 | IO161RSB2 | | |
| M6 | IO156RSB2 | | |
| M7 | IO145RSB2 | | |
| M8 | IO141RSB2 | | |
| M9 | TDI | | |
| M10 | VCCIB2 | | |
| M11 | VPUMP | | |
| M12 | GNDQ | | |
| | | | |



| F0050 | | | |
|--------------|-----------------|--|--|
| | FG256 | | |
| Pin Number | A3P600 Function | | |
| P9 | IO107RSB2 | | |
| P10 | IO104RSB2 | | |
| P11 | IO97RSB2 | | |
| P12 | VMV1 | | |
| P13 | TCK | | |
| P14 | VPUMP | | |
| P15 | TRST | | |
| P16 | GDA0/IO88NDB1 | | |
| R1 | GEA1/IO144PDB3 | | |
| R2 | GEA0/IO144NDB3 | | |
| R3 | IO139RSB2 | | |
| R4 | GEC2/IO141RSB2 | | |
| R5 | IO132RSB2 | | |
| R6 | IO127RSB2 | | |
| R7 IO121RSB2 | | | |
| R8 | IO114RSB2 | | |
| R9 | IO109RSB2 | | |
| R10 | IO105RSB2 | | |
| R11 | IO98RSB2 | | |
| R12 | IO96RSB2 | | |
| R13 | GDB2/IO90RSB2 | | |
| R14 | TDI | | |
| R15 | GNDQ | | |
| R16 | TDO | | |
| T1 | GND | | |
| T2 | IO137RSB2 | | |
| Т3 | GEB2/IO142RSB2 | | |
| T4 | IO134RSB2 | | |
| T5 | IO125RSB2 | | |
| Т6 | IO123RSB2 | | |
| T7 | IO118RSB2 | | |
| Т8 | IO115RSB2 | | |
| Т9 | IO111RSB2 | | |
| T10 | IO106RSB2 | | |
| T11 | IO102RSB2 | | |
| T12 | GDC2/IO91RSB2 | | |

| FG256 | | |
|------------|-----------------|--|
| Pin Number | A3P600 Function | |
| T13 | IO93RSB2 | |
| T14 | GDA2/IO89RSB2 | |
| T15 | TMS | |
| T16 | GND | |

FG484 - Bottom View



Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.

Revision 18 4-65

AB



5 - Datasheet Information

List of Changes

The following table lists critical changes that were made in each version of the ProASIC3 datasheet.

| Revision | Changes | Page |
|---|---|---------------------------|
| Revision 18 Updated 3.3 V DC supply voltage's maximum Commercial and Industrial v from 3.3 V to 3.6 V in Table 2-2 (SAR 72693). | | 2-2 |
| | Added reference of Package Mechanical Drawings document in all package pin assignment notes (76833). | NA |
| Revision 17 | Removed PQFP embedded heat spreader info. from Table 2-5 (SAR 52320). | 2-6 |
| (June 2015) | Updated "VCCIBx I/O Supply Voltage" (SAR 43323). | 3-1 |
| Revision 16 (December 2014) | Updated "ProASIC3 Ordering Information". Interchanged the positions of Y- Security Feature and I- Application (Temperature Range) (SAR 61079). Added Note "Only devices with package size greater than or equal to 5x5 are supported". | |
| | Updated Table Note (2) in Table 2-3 • Flash Programming Limits – Retention, Storage and Operating Temperature so that the Table Note is not applicable for Maximum Storage Temperature T _{STG} (SAR 54297). | 2-3 |
| | Added values for Drive strength 2 mA in Table 2-41 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew, Table 2-42 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew, Table 2-43 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew, and Table 2-44 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew (SAR 57184). | 2-34, 2-35, 2-36, 2-37 |
| | Added Figure 2-1 • High-Temperature Data Retention (HTR) (SAR 45466). | 2-3 |
| | Updates made to maintain the style and consistency of the document. | NA |
| Revision 15 (July 2014) | Added corner pad table note (3) to "QN132 – Bottom View" (SAR 47442). | 4-6 |
| | Ambient temperature removed in Table 2-2, table notes and "ProASIC3 Ordering Information" figure were modified (SAR 48343). | 2-2 1-IV |
| | Other updates were made to maintain the style and consistency of the datasheet. | NA |
| Revision 14 (April 2014) | Note added for the discontinuance of QN132 package to the following tables and section: "ProASIC3 Devices", "I/Os Per Package 1", "ProASIC3 FPGAs Package Sizes Dimensions" and "QN132 – Bottom View" section (SAR 55118). | I, III, 4-6 |



| Revision | Changes | Page |
|---|--|--------|
| Revision 9 (Oct 2009) Product Brief v1.3 | The CS121 package was added to table under "Features and Benefits" section, the "I/Os Per Package 1" table, Table 1 • ProASIC3 FPGAs Package Sizes Dimensions, "ProASIC3 Ordering Information", and the "Temperature Grade Offerings" table. | I – IV |
| | "ProASIC3 Ordering Information" was revised to include the fact that some RoHS compliant packages are halogen-free. | IV |
| Packaging v1.5 | The "CS121 – Bottom View" figure and pin table for A3P060 are new. | 4-15 |
| Revision 8 (Aug 2009) Product Brief v1.2 | All references to M7 devices (CoreMP7) and speed grade –F were removed from this document. | N/A |
| | Table 1-1 I/O Standards supported is new. | 1-7 |
| | The I/Os with Advanced I/O Standards section was revised to add definitions of hot-swap and cold-sparing. | 1-7 |
| DC and Switching Characteristics v1.4 | $3.3\ V\ LVCMOS$ and $1.2\ V\ LVCMOS$ Wide Range support was added to the datasheet. This affects all tables that contained $3.3\ V\ LVCMOS$ and $1.2\ V\ LVCMOS$ data. | N/A |
| | $\rm I_{\rm IL}$ and $\rm I_{\rm IH}$ input leakage current information was added to all "Minimum and Maximum DC Input and Output Levels" tables. | N/A |
| | -F was removed from the datasheet. The speed grade is no longer supported. | N/A |
| | The notes in Table 2-2 • Recommended Operating Conditions 1 were updated. | 2-2 |
| | Table 2-4 • Overshoot and Undershoot Limits 1 was updated. | 2-3 |
| | Table 2-6 • Temperature and Voltage Derating Factors for Timing Delays was updated. | 2-6 |
| | In Table 2-116 • RAM4K9, the following specifications were removed: twRO tcckh | 2-96 |
| | In Table 2-117 • RAM512X18, the following specifications were removed: twRO tcckH | 2-97 |
| | In the title of Table 2-74 • 1.8 V LVCMOS High Slew, VCCI had a typo. It was changed from 3.0 V to 1.7 V. | 2-58 |
| Revision 7 (Feb 2009) Product Brief v1.1 | The "Advanced I/O" section was revised to add a bullet regarding wide range power supply voltage support. | I |
| | The table under "Features and Benefits" section, was updated to include a value for typical equivalent macrocells for A3P250. | I |
| | The QN48 package was added to the following tables: the table under "Features and Benefits" section, "I/Os Per Package 1" "ProASIC3 FPGAs Package Sizes Dimensions", and "Temperature Grade Offerings". | N/A |
| | The number of singled-ended I/Os for QN68 was added to the "I/Os Per Package 1" table. | |
| | The Wide Range I/O Support section is new. | 1-7 |
| Revision 6 (Dec 2008) | The "QN48 – Bottom View" section is new. | 4-1 |
| Packaging v1.4 | The "QN68" pin table for A3P030 is new. | 4-5 |



| Revision | Changes | Page |
|---------------------------|---|-----------|
| Advance v0.2, (continued) | Table 2-43 was updated. | 2-64 |
| | Table 2-18 was updated. | 2-45 |
| | Pin descriptions in the "JTAG Pins" section were updated. | 2-51 |
| | The "User I/O Naming Convention" section was updated. | 2-48 |
| | Table 3-7 was updated. | 3-6 |
| | The "Methodology" section was updated. | 3-10 |
| | Table 3-40 and Table 3-39 were updated. | 3-33,3-32 |
| | The A3P250 "100-Pin VQFP*" pin table was updated. | 4-14 |
| | The A3P250 "208-Pin PQFP*" pin table was updated. | 4-23 |
| | The A3P1000 "208-Pin PQFP*" pin table was updated. | 4-29 |
| | The A3P250 "144-Pin FBGA*" pin table was updated. | 4-36 |
| | The A3P1000 "144-Pin FBGA*" pin table was updated. | 4-32 |
| | The A3P250 "256-Pin FBGA*" pin table was updated. | 4-45 |
| | The A3P1000 "256-Pin FBGA*" pin table was updated. | 4-54 |
| | The A3P1000 "484-Pin FBGA*" pin table was updated. | 4-68 |