E·XFL



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	147456
Number of I/O	154
Number of Gates	1000000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/m7a3p1000-pq208

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



The CCC block has these key features:

- Wide input frequency range (f_{IN CCC}) = 1.5 MHz to 350 MHz
- Output frequency range (f_{OUT CCC}) = 0.75 MHz to 350 MHz
- Clock delay adjustment via programmable and fixed delays from -7.56 ns to +11.12 ns
- 2 programmable delay types for clock skew minimization
- Clock frequency synthesis (for PLL only)

Additional CCC specifications:

- Internal phase shift = 0°, 90°, 180°, and 270°. Output phase shift depends on the output divider configuration (for PLL only).
- Output duty cycle = 50% ± 1.5% or better (for PLL only)
- Low output jitter: worst case < 2.5% × clock period peak-to-peak period jitter when single global network used (for PLL only)
- Maximum acquisition time = 300 µs (for PLL only)
- Low power consumption of 5 mW
- Exceptional tolerance to input period jitter— allowable input jitter is up to 1.5 ns (for PLL only)
- Four precise phases; maximum misalignment between adjacent phases of 40 ps × (350 MHz / f_{OUT_CCC}) (for PLL only)

Global Clocking

ProASIC3 devices have extensive support for multiple clocking domains. In addition to the CCC and PLL support described above, there is a comprehensive global clock distribution network.

Each VersaTile input and output port has access to nine VersaNets: six chip (main) and three quadrant global networks. The VersaNets can be driven by the CCC or directly accessed from the core via multiplexers (MUXes). The VersaNets can be used to distribute low-skew clock signals or for rapid distribution of high fanout nets.

Power Consumption of Various Internal Resources

Table 2-14 • Different Components Contributing to Dynamic Power Consumption in ProASIC3 Devices

			Device	Specif	ic Dyna (µW/M	amic Co /IHz)	ontribu	tions		
Parameter	Definition	A3P1000	A3P600	A3P400	A3P250	A3P125	A3P060	A3P030	A3P015	
PAC1	Clock contribution of a Global Rib	14.50	12.80	12.80	11.00	11.00	9.30	9.30	9.30	
PAC2	Clock contribution of a Global Spine	2.48 1.85 1.35 1.58 0.81 0.81 0.41 0.4								
PAC3	Clock contribution of a VersaTile row			-	0.8	1	-			
PAC4	Clock contribution of a VersaTile used as a sequential module				0.1	2				
PAC5	First contribution of a VersaTile used as a sequential module				0.0	7				
PAC6	Second contribution of a VersaTile used as a sequential module				0.2	9				
PAC7	Contribution of a VersaTile used as a combinatorial Module				0.2	9				
PAC8	Average contribution of a routing net				0.7	0				
PAC9	Contribution of an I/O input pin (standard dependent)		See	Table 2 Table	2-8 on p 2-10 or	age 2-7 ח page 2	7 throu 2-8.	gh		
PAC10	Contribution of an I/O output pin (standard dependent)		See	Table 2 Table 2	-11 on 2-13 on	page 2- page 2	9 throu -10.	gh		
PAC11	Average contribution of a RAM block during a read operation				25.0	00				
PAC12	Average contribution of a RAM block during a write operation				30.0	00				
PAC13	Dynamic contribution for PLL	2.60								

Note: *For a different output load, drive strength, or slew rate, Microsemi recommends using the Microsemi Power spreadsheet calculator or SmartPower tool in Libero SoC software.



Table 2-20 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions—Software Default Settings Applicable to Standard I/O Banks

		Equiv.			VIL	VIH		VOL	VOH		
I/O Standard	Drive Strength	Software Default Drive Strength Option ²	Slew Rate	Min V	Max V	Min V	Max V	Max V	Min V	IOL ¹ mA	IOH ¹ mA
3.3 V LVTTL / 3.3 V LVCMOS	8 mA	8 mA	High	-0.3	0.8	2	3.6	0.4	2.4	8	8
3.3 V LVCMOS Wide Range ³	100 µA	8 mA	High	-0.3	0.8	2	3.6	0.2	VCCI – 0.2	0.1	0.1
2.5 V LVCMOS	8 mA	8 mA	High	-0.3	0.7	1.7	2.7	0.7	1.7	8	8
1.8 V LVCMOS	4 mA	4 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI – 0.45	4	4
1.5 V LVCMOS	2 mA	2 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	2	2

Notes:

1. Currents are measured at 85°C junction temperature.

2. 3.3 V LVCMOS wide range is applicable to 100 μA drive strength only. The configuration will NOT operate at the equivalent software default drive strength. These values are for Normal Ranges ONLY.

3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

Table 2-21 • Summary of Maximum and Minimum DC Input Levels Applicable to Commercial and Industrial Conditions

	Comn	nercial ¹	Industrial ²			
	IIL ³	IIH ⁴	IIL ³	IIH ⁴		
DC I/O Standards	μA	μA	μΑ	μA		
3.3 V LVTTL / 3.3 V LVCMOS	10	10	15	15		
3.3 V LVCMOS Wide Range	10	10	15	15		
2.5 V LVCMOS	10	10	15	15		
1.8 V LVCMOS	10	10	15	15		
1.5 V LVCMOS	10	10	15	15		
3.3 V PCI	10	10	15	15		
3.3 V PCI-X	10	10	15	15		

Notes:

1. Commercial range ($0^{\circ}C < T_A < 70^{\circ}C$)

2. Industrial range $(-40^{\circ}C < T_A < 85^{\circ}C)$

- 3. IIL is the input leakage current per I/O pin over recommended operation conditions where $-0.3V < V_{IN} < V_{IL}$.
- 4. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.



Table 2-25 • Summary of I/O Timing Characteristics—Software Default Settings

-2 Speed Grade, Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst Case VCC = 1.425 V, Worst-Case VCCI (per standard)

Standard Plus I/O Banks

I/O Standard	Drive Strength	Equiv. Software Default Drive Strength Option ¹	Slew Rate	Capacitive Load (pF)	External Resistor	t _{bour} (ns)	t _{DP} (ns)	t _{DIN} (ns)	t _{pΥ} (ns)	t _{EOUT} (ns)	t _{ZL} (ns)	t _{zH} (ns)	t _{LZ} (ns)	t _{HZ} (ns)	t _{ZLS} (ns)	t _{zHS} (ns)	Units
3.3 V LVTTL / 3.3 V LVCMOS	12 mA	12 mA	High	35	-	0.45	2.36	0.03	0.75	0.32	2.40	1.93	2.08	2.41	4.07	3.60	ns
3.3 V LVCMOS Wide Range ²	100 µA	12 mA	High	35	-	0.45	3.65	0.03	1.14	0.32	3.65	2.93	3.22	3.72	6.18	5.46	ns
2.5 V LVCMOS	12 mA	12 mA	High	35	-	0.45	2.39	0.03	0.97	0.32	2.44	2.35	2.11	2.32	4.11	4.02	ns
1.8 V LVCMOS	8 mA	8 mA	High	35	-	0.45	3.03	0.03	0.90	0.32	2.87	3.03	2.19	2.32	4.54	4.70	ns
1.5 V LVCMOS	4 mA	4 mA	High	35	-	0.45	3.61	0.03	1.06	0.32	3.35	3.61	2.26	2.34	5.02	5.28	ns
3.3 V PCI	Per PCI spec	-	High	10	25 ⁴	0.45	1.72	0.03	0.64	0.32	1.76	1.27	2.08	2.41	3.42	2.94	ns
3.3 V PCI-X	Per PCI-X spec	-	High	10	25 ⁴	0.45	1.72	0.03	0.62	0.32	1.76	1.27	2.08	2.41	3.42	2.94	ns

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

4. Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 2-11 on page 2-64 for connectivity. This resistor is not required during normal operation.



Table 2-29 • I/O Output Buffer Maximum Resistances ¹ Applicable to Standard Plus I/O Banks

Standard	Drive Strength	R _{PULL-DOWN} (Ω) ²	R _{PULL-UP} (Ω) ³
3.3 V LVTTL / 3.3 V	2 mA	100	300
LVCMOS	4 mA	100	300
	6 mA	50	150
	8 mA	50	150
	12 mA	25	75
	16 mA	25	75
3.3 V LVCMOS Wide Range ⁴	100 µA	Same as regular 3.3 V LVCMOS	Same as regular 3.3 V LVCMOS
2.5 V LVCMOS	2 mA	100	200
	4 mA	100	200
	6 mA	50	100
	8 mA	50	100
	12 mA	25	50
1.8 V LVCMOS	2 mA	200	225
	4 mA	100	112
	6 mA	50	56
	8 mA	50	56
1.5 V LVCMOS	2 mA	200	224
	4 mA	100	112
3.3 V PCI/PCI-X	Per PCI/PCI-X specification	25	75

Notes:

 These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on VCCI, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located at http://www.microsemi.com/soc/download/ibis/default.aspx.

4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

^{2.} R_(PULL-DOWN-MAX) = (VOLspec) / IOLspec

^{3.} R_(PULL-UP-MAX) = (VCCImax – VOHspec) / IOHspec

<i>able 2-39</i> • Min Apr	o/e 2-39 • Minimum and Maximum DC Input and Output Levels Applicable to Standard I/O Banks														
3.3 V LVTTL / 3.3 V LVCMOS	v	ΊL	v	н	VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL ¹	IIH ²			
Drive Strength	Min V	Max V	Min V	Max V	Max V	Min V	mA	mA	Max mA ³	Max mA ³	μA ⁴	μA⁴			
2 mA	-0.3	0.8	2	3.6	0.4	2.4	2	2	25	27	10	10			
⊧mA	-0.3	0.8	2	3.6	0.4	2.4	4	4	25	27	10	10			
δ mA	-0.3	0.8	2	3.6	0.4	2.4	6	6	51	54	10	10			
3 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	51	54	10	10			

Vlicrose

Power Matters.

T

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.

2. I_{IH} is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges

3. Currents are measured at 100°C junction temperature and maximum voltage.

4. Currents are measured at 85°C junction temperature.

5. Software default selection highlighted in gray.



Figure 2-7 • AC Loading

Table 2-40 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C _{LOAD} (pF)
0	3.3	1.4	35

Note: *Measuring point = Vtrip. See Table 2-22 on page 2-22 for a complete table of trip points.



	Applica	ble to A	dvanced	l I/O Ba	anks								
Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{zL}	t _{zH}	t _{LZ}	t _{HZ}	t _{zLS}	t _{zHS}	Units
2 mA	Std.	0.66	10.26	0.04	1.02	0.43	10.45	8.90	2.64	2.46	12.68	11.13	ns
	-1	0.56	8.72	0.04	0.86	0.36	8.89	7.57	2.25	2.09	10.79	9.47	ns
	-2	0.49	7.66	0.03	0.76	0.32	7.80	6.64	1.98	1.83	9.47	8.31	ns
4 mA	Std.	0.66	10.26	0.04	1.02	0.43	10.45	8.90	2.64	2.46	12.68	11.13	ns
	-1	0.56	8.72	0.04	0.86	0.36	8.89	7.57	2.25	2.09	10.79	9.47	ns
	-2	0.49	7.66	0.03	0.76	0.32	7.80	6.64	1.98	1.83	9.47	8.31	ns
6 mA	Std.	0.66	7.27	0.04	1.02	0.43	7.41	6.28	2.98	3.04	9.65	8.52	ns
	-1	0.56	6.19	0.04	0.86	0.36	6.30	5.35	2.54	2.59	8.20	7.25	ns
	-2	0.49	5.43	0.03	0.76	0.32	5.53	4.69	2.23	2.27	7.20	6.36	ns
8 mA	Std.	0.66	7.27	0.04	1.02	0.43	7.41	6.28	2.98	3.04	9.65	8.52	ns
	-1	0.56	6.19	0.04	0.86	0.36	6.30	5.35	2.54	2.59	8.20	7.25	ns
	-2	0.49	5.43	0.03	0.76	0.32	5.53	4.69	2.23	2.27	7.20	6.36	ns
12 mA	Std.	0.66	5.58	0.04	1.02	0.43	5.68	4.87	3.21	3.42	7.92	7.11	ns
	-1	0.56	4.75	0.04	0.86	0.36	4.84	4.14	2.73	2.91	6.74	6.05	ns
	-2	0.49	4.17	0.03	0.76	0.32	4.24	3.64	2.39	2.55	5.91	5.31	ns
16 mA	Std.	0.66	5.21	0.04	1.02	0.43	5.30	4.56	3.26	3.51	7.54	6.80	ns
	-1	0.56	4.43	0.04	0.86	0.36	4.51	3.88	2.77	2.99	6.41	5.79	ns
	-2	0.49	3.89	0.03	0.76	0.32	3.96	3.41	2.43	2.62	5.63	5.08	ns
24 mA	Std.	0.66	4.85	0.04	1.02	0.43	4.94	4.54	3.32	3.88	7.18	6.78	ns
	-1	0.56	4.13	0.04	0.86	0.36	4.20	3.87	2.82	3.30	6.10	5.77	ns
	-2	0.49	3.62	0.03	0.76	0.32	3.69	3.39	2.48	2.90	5.36	5.06	ns

Table 2-42 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Advanced I/O Banks

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



Table 2-43 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Standard Plus I/O Banks

Drive	Speed												
Strength	Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
2 mA	Std.	0.66	7.20	0.04	1.00	0.43	7.34	6.29	2.27	2.34	9.57	8.52	ns
	-1	0.56	6.13	0.04	0.85	0.36	6.24	5.35	1.93	1.99	8.14	7.25	ns
	-2	0.49	5.38	0.03	0.75	0.32	5.48	4.69	1.70	1.75	7.15	6.36	ns
4 mA	Std.	0.66	7.20	0.04	1.00	0.43	7.34	6.29	2.27	2.34	9.57	8.52	ns
	-1	0.56	6.13	0.04	0.85	0.36	6.24	5.35	1.93	1.99	8.14	7.25	ns
	-2	0.49	5.38	0.03	0.75	0.32	5.48	4.69	1.70	1.75	7.15	6.36	ns
6 mA	Std.	0.66	4.50	0.04	1.00	0.43	4.58	3.82	2.58	2.88	6.82	6.05	ns
	-1	0.56	3.83	0.04	0.85	0.36	3.90	3.25	2.19	2.45	5.80	5.15	ns
	-2	0.49	3.36	0.03	0.75	0.32	3.42	2.85	1.92	2.15	5.09	4.52	ns
8 mA	Std.	0.66	4.50	0.04	1.00	0.43	4.58	3.82	2.58	2.88	6.82	6.05	ns
	–1	0.56	3.83	0.04	0.85	0.36	3.90	3.25	2.19	2.45	5.80	5.15	ns
	-2	0.49	3.36	0.03	0.75	0.32	3.42	2.85	1.92	2.15	5.09	4.52	ns
12 mA	Std.	0.66	3.16	0.04	1.00	0.43	3.22	2.58	2.79	3.22	5.45	4.82	ns
	-1	0.56	2.69	0.04	0.85	0.36	2.74	2.20	2.37	2.74	4.64	4.10	ns
	-2	0.49	2.36	0.03	0.75	0.32	2.40	1.93	2.08	2.41	4.07	3.60	ns
16 mA	Std.	0.66	3.16	0.04	1.00	0.43	3.22	2.58	2.79	3.22	5.45	4.82	ns
	-1	0.56	2.69	0.04	0.85	0.36	2.74	2.20	2.37	2.74	4.64	4.10	ns
	-2	0.49	2.36	0.03	0.75	0.32	2.40	1.93	2.08	2.41	4.07	3.60	ns

Notes:

1. Software default selection highlighted in gray.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



Timing Characteristics

Table 2-60 • 2.5 V LVCMOS High Slew

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Advanced I/O Banks

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{zL}	t _{zH}	t _{LZ}	t _{HZ}	t _{zLS}	t _{zHS}	Units
4 mA	Std.	0.60	8.66	0.04	1.31	0.43	7.83	8.66	2.68	2.30	10.07	10.90	ns
	-1	0.51	7.37	0.04	1.11	0.36	6.66	7.37	2.28	1.96	8.56	9.27	ns
	-2	0.45	6.47	0.03	0.98	0.32	5.85	6.47	2.00	1.72	7.52	8.14	ns
6 mA	Std.	0.60	5.17	0.04	1.31	0.43	5.04	5.17	3.05	3.00	7.27	7.40	ns
	-1	0.51	4.39	0.04	1.11	0.36	4.28	4.39	2.59	2.55	6.19	6.30	ns
	-2	0.45	3.86	0.03	0.98	0.32	3.76	3.86	2.28	2.24	5.43	5.53	ns
8 mA	Std.	0.60	5.17	0.04	1.31	0.43	5.04	5.17	3.05	3.00	7.27	7.40	ns
	-1	0.51	4.39	0.04	1.11	0.36	4.28	4.39	2.59	2.55	6.19	6.30	ns
	-2	0.45	3.86	0.03	0.98	0.32	3.76	3.86	2.28	2.24	5.43	5.53	ns
12 mA	Std.	0.60	3.56	0.04	1.31	0.43	3.63	3.43	3.30	3.44	5.86	5.67	ns
	-1	0.51	3.03	0.04	1.11	0.36	3.08	2.92	2.81	2.92	4.99	4.82	ns
	-2	0.45	2.66	0.03	0.98	0.32	2.71	2.56	2.47	2.57	4.38	4.23	ns
16 mA	Std.	0.60	3.35	0.04	1.31	0.43	3.41	3.06	3.36	3.55	5.65	5.30	ns
	-1	0.51	2.85	0.04	1.11	0.36	2.90	2.60	2.86	3.02	4.81	4.51	ns
	-2	0.45	2.50	0.03	0.98	0.32	2.55	2.29	2.51	2.65	4.22	3.96	ns
24 mA	Std.	0.60	3.09	0.04	1.31	0.43	3.15	2.44	3.44	4.00	5.38	4.68	ns
	-1	0.51	2.63	0.04	1.11	0.36	2.68	2.08	2.92	3.40	4.58	3.98	ns
	-2	0.45	2.31	0.03	0.98	0.32	2.35	1.82	2.57	2.98	4.02	3.49	ns

Notes:

1. Software default selection highlighted in gray.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



Table 2-68 • Minimum and Maximum DC Input and Output Levels Applicable to Standard I/O Banks

1.8 V LVCMOS	VIL		ИН		VOL	VOH	IOL	юн	IOSL	IOSH	IIL ¹	IIH ²
Drive Strength	Min. V	Max. V	Min. Max V V		Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μA ⁴	μA ⁴
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI – 0.45	2	2	9	11	10	10
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI – 0.45	4	4	17	22	10	10

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.

- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
- 3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.



Figure 2-9 • AC Loading

Table 2-69 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C _{LOAD} (pF)
0	1.8	0.9	35

Note: *Measuring point = Vtrip_See Table 2-22 on page 2-22 for a complete table of trip points.



	745			O Dunk								
1.5 V LVCMOS		VIL	VIH		VOL	VOH	IOL	юн	IOSL	IOSH	IIL ¹	IIH ²
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μA ⁴	μA ⁴
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	2	2	16	13	10	10
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	4	4	33	25	10	10

Table 2-77 • Minimum and Maximum DC Input and Output Levels Applicable to Standard Plus I/O Banks

Notes:

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
- 3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.

Table 2-78 • Minimum and Maximum DC Input and Output Levels Applicable to Standard I/O Banks

1.5 V LVCMOS		VIL	VIH		VOL	VOH	IOL	юн	IOSL	IOSH	IIL ¹	IIH ²
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μA ⁴	μA ⁴
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	2	2	13	16	10	10

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.



Figure 2-10 • AC Loading

Table 2-79 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C _{LOAD} (pF)
0	1.5	0.75	35

Note: *Measuring point = V_{trip} . See Table 2-22 on page 2-22 for a complete table of trip points.



mode is not used in the design, the FF pin is available as a regular I/O. For IGLOOe, ProASIC3EL, and RT ProASIC3 only, the FF pin can be configured as a Schmitt trigger input.

When Flash*Freeze mode is used, the FF pin must not be left floating to avoid accidentally entering Flash*Freeze mode. While in Flash*Freeze mode, the Flash*Freeze pin should be constantly asserted.

The Flash*Freeze pin can be used with any single-ended I/O standard supported by the I/O bank in which the pin is located, and input signal levels compatible with the I/O standard selected. The FF pin should be treated as a sensitive asynchronous signal. When defining pin placement and board layout, simultaneously switching outputs (SSOs) and their effects on sensitive asynchronous pins must be considered.

Unused FF or I/O pins are tristated with weak pull-up. This default configuration applies to both Flash*Freeze mode and normal operation mode. No user intervention is required.

JTAG Pins

Low power flash devices have a separate bank for the dedicated JTAG pins. The JTAG pins can be run at any voltage from 1.5 V to 3.3 V (nominal). VCC must also be powered for the JTAG state machine to operate, even if the device is in bypass mode; VJTAG alone is insufficient. Both VJTAG and VCC to the part must be supplied to allow JTAG signals to transition the device. Isolating the JTAG power supply in a separate I/O bank gives greater flexibility in supply selection and simplifies power supply and PCB design. If the JTAG interface is neither used nor planned for use, the VJTAG pin together with the TRST pin could be tied to GND.

TCK Test Clock

Test clock input for JTAG boundary scan, ISP, and UJTAG. The TCK pin does not have an internal pull-up/-down resistor. If JTAG is not used, Microsemi recommends tying off TCK to GND through a resistor placed close to the FPGA pin. This prevents JTAG operation in case TMS enters an undesired state.

Note that to operate at all VJTAG voltages, 500 Ω to 1 k Ω will satisfy the requirements. Refer to Table 1 for more information.

VJTAG	Tie-Off Resistance
3.3 V	200 Ω –1 kΩ
2.5 V	200 Ω –1 kΩ
1.8 V	500 Ω –1 kΩ
1.5 V	500 Ω –1 kΩ

Table 1 • Recommended Tie-Off Values for the TCK and TRST Pins

Notes:

- 1. Equivalent parallel resistance if more than one device is on the JTAG chain
- 2. The TCK pin can be pulled up/down.
- 3. The TRST pin is pulled down.

TDI Test Data Input

Serial input for JTAG boundary scan, ISP, and UJTAG usage. There is an internal weak pull-up resistor on the TDI pin.

TDO Test Data Output

Serial output for JTAG boundary scan, ISP, and UJTAG usage.

TMS Test Mode Select

The TMS pin controls the use of the IEEE 1532 boundary scan pins (TCK, TDI, TDO, TRST). There is an internal weak pull-up resistor on the TMS pin.

TRST Boundary Scan Reset Pin

The TRST pin functions as an active low input to asynchronously initialize (or reset) the boundary scan circuitry. There is an internal weak pull-up resistor on the TRST pin. If JTAG is not used, an external pull-down resistor could be included to ensure the test access port (TAP) is held in reset mode. The resistor values must be chosen from Table 1 and must satisfy the parallel resistance value requirement. The values in Table 1 correspond to the resistor recommended when a single device is used, and the equivalent parallel resistor when multiple devices are connected via a JTAG chain.



Pin Number A3P250 Function Pin Number A3P250 Function Pin Number A3P250 Function A1 GAB2/I0117UPB3 A37 GBB/I/039RSB0 B25 GND A3 VCCIB3 A38 GBC0/I039RSB0 B26 I054PDB1 A4 GFC1/I010PDB3 A39 VCCIB0 B27 GCB2/I052PDB1 A4 GFC1/I010PDB3 A41 I022RSB0 B28 GND A5 GFB0/I0109NPB3 A41 I022RSB0 B30 GCC1/I048PDB1 A6 VCCPLF A42 I018RSB0 B31 GND A6 GFC2/I0105PPB3 A44 I011RSB0 B33 GV/V1 A10 VCC A46 VCC B34 GBA0/I039RSB0 A11 GEA1/I098PB3 A47 GAC1/I005RSB0 B35 GBC1/I039RSB0 A13 GEC2/I095RSB2 B1 I0118VDB3 B37 I026RSB0 A13 GEC2/I095RSB2 B3 GMD B39 GND A14 I090RSB2		QN132		QN132		QN132	
A1 GAE2/I0117UPB3 A37 GBB1/I038RS80 B25 GND A2 I0117VPB3 A38 GBC0/I035RS80 B26 I054PDB1 A3 VCCIB3 A39 VCCIB0 B27 GCE2/I052PDB1 A4 GFC1/I0110PDB3 A40 I028RS80 B28 GND A5 GFB0/I019NPB3 A41 I022RS80 B29 GCE0/I049NDB1 A6 VCCPLF A42 I018RS80 B30 GCC1/I048PDB1 A7 GFA1/I0108PPB3 A43 I014RS80 B31 GND A8 GFC2/I0105PPB3 A44 I011RS80 B32 GBE2/I042PDB1 A9 I0103NDB3 A45 I007RS80 B33 GNV MV1 A10 VCC B44 I0118VDB3 B33 GB2/I033RS80 B34 GB2/I033RS80 A13 GEC2/I095RS82 B1 I0118VDB3 B37 I026RS80 A14 I091RS82 B3 GND B38 I021RS80 A16 <th>Pin Number</th> <th>A3P250 Function</th> <th>Pin Number</th> <th>A3P250 Function</th> <th></th> <th>Pin Number</th> <th>A3P250 Function</th>	Pin Number	A3P250 Function	Pin Number	A3P250 Function		Pin Number	A3P250 Function
A2 IO117VPB3 A38 GBC0//035RSB0 B26 IO54PDB1 A3 VCCIB3 A39 VCCIB0 B27 GCB2//052PDB1 A4 GFC1//0110PDB3 A40 IO28RSB0 B28 GCB//049NDB1 A6 VCCPLF A42 IO18RSB0 B30 GCC1//048PDB1 A7 GFA1//0108PPB3 A44 IO11RSB0 B31 GND A8 GFC2//0105PPB3 A44 IO11RSB0 B32 GBB2//042PDB1 A9 IO103NDB3 A45 IO07RSB0 B33 VMV1 A10 VCC A46 VCC B34 GBA0//039RSB0 A13 GEC2//05RSB2 B1 IO118VDB3 B37 IO28RSB0 A14 IO97RSB2 B4 GFC0//0110NDB3 B40 IO13RSB0 A14 IO97RSB2 B5 VCOMPLF B41 IO08RSB0 A15 VCC B3 GA0//03RSB0 B42 GND A14 IO97RSB2 B5 VCOMPLF	A1	GAB2/IO117UPB3	A37	GBB1/IO38RSB0		B25	GND
A3 VCCIB3 A39 VCCIB0 B27 GCB2/I052PDB1 A4 GFC1/I0110PDB3 A40 I028R5B0 B28 GND A5 GFB0/I0109NPB3 A41 I022R5B0 B29 GCB0/I049NDB1 A6 VCCPLF A42 I018R5B0 B30 GCC1/I048PDB1 A7 GFA/I0105PPB3 A44 I011R5B0 B32 GB2/I042PDB1 A9 I0103NDB3 A45 I007R5B0 B33 VMV1 A10 VCC A46 VCC B34 GB2/I042PDB1 A11 GEA/I/058PB3 A44 I011R5B0 B32 GB82/I042PDB1 A12 GEA/I/058PB3 A47 GAC/I/05R5B0 B35 GBC/I/038R5B0 A13 GEC2/I096R582 B1 I0118VDB3 B37 I026R5B0 A14 I091R582 B1 GC0/I014NDB3 B37 I026R5B0 A14 I098R582 B6 GND B42 GND A16 I098R582 B7 GFB2/I0	A2	IO117VPB3	A38	GBC0/IO35RSB0		B26	IO54PDB1
A4 GFC1/IO110PDB3 A40 IO28RSB0 B28 GND A5 GFB0/IO109NPB3 A41 IO22RSB0 B29 GCB0/IO49NDB1 A6 VCCPLF A42 IO18RSB0 B30 GCC1/IO48PDB1 A7 GFA1/IO108PPB3 A44 IO11RSB0 B31 GND A8 GFC2/IO105PPB3 A44 IO17RSB0 B33 V/W1 A10 VCC A46 VCC B34 GBA0/IO39RSB0 A11 GEA1/IO98PPB3 A44 IO17RSB0 B35 GBC1/IO36RSB0 A11 GEA1/IO98PPB3 A48 GAB0/IO2RSB0 B36 GND A13 GEC2/IO99RSB2 B1 IO118VDB3 B37 IO26RSB0 A14 IO91RSB2 B4 GFC0/IO110NDB3 B40 IO13RSB0 A15 VCC B3 GND B42 GND A14 IO91RSB2 B5 VCOMPLF B41 IO08RSB0 A17 IO26RSB2 B6 GND B	A3	VCCIB3	A39	VCCIB0		B27	GCB2/IO52PDB1
A5 GFB0/IO109NPB3 A41 IO22RSB0 B29 GCB0/IO49NDB1 A6 VCCPLF A42 IO18RSB0 B30 GCC1/IO48PDB1 A7 GFA1/IO108PPB3 A43 IO14RSB0 B31 GhD A8 GFC2/IO105PPB3 A44 IO11RSB0 B32 GBB2/IO42PDB1 A9 IO103NDB3 A45 IO07RS80 B33 VMV1 A10 VCC A46 VCC B34 GBA0/IO39RS0 A11 GEA1/IO98PB3 A47 GAC1/IO67RS0 B35 GBC1/IO38RS0 A13 GEC2/IO99RS82 B1 IO118VDB3 B37 IO26RS80 A14 IO91RS82 B2 GAC2/IO110DB3 B36 GND A15 VCC B3 GND B40 IO13RS80 A18 IO82RS82 B6 GND B42 GND A19 IO82RS82 B10 GEB2/IO69RS82 B44 GNDQ A21 IO76RS82 B9 GND C1G	A4	GFC1/IO110PDB3	A40	IO28RSB0		B28	GND
A6 VCCPLF A42 I018RSB0 B30 GCC1//048PDB1 A7 GFA1//0108PPB3 A43 I014RSB0 B31 GND A8 GFC2//0105PPB3 A44 I011RSB0 B32 GBB2//042PDB1 A9 I0103NDB3 A45 I007RSB0 B33 VMV1 A10 VCC A46 VCC B34 GBA//039RS0 A11 GEA//098PPB3 A47 GAC1//005RSB0 B35 GBC1//036RSB0 A13 GEC2//095RSB2 B1 I0118VDB3 B37 I026RSB0 A15 VCC B3 GND B38 I021RSB0 A16 I090RSB2 B4 GFC0//0110NDB3 B40 I013RSB0 A18 I085RSB2 B5 VCOMPLF B41 I008RSB0 A20 I076RSB2 B8 I013PDB3 B44 GND A22 VCC B10 GEB0//099NDB3 C2 I0116VDB3 A22 VCC B11 VMV3 C3	A5	GFB0/IO109NPB3	A41	IO22RSB0		B29	GCB0/IO49NDB1
A7 GFA1/I0108PPB3 A43 I014RSB0 B31 GND A8 GFC2/I0105PPB3 A44 I011RSB0 B32 GBB2/I042PDB1 A9 I0103NDB3 A45 I007RSB0 B33 VMV1 A10 VCC A46 VCC B34 GBA0/I039RSB0 A11 GEA1/I098PPB3 A46 VCC B34 GBA0/I039RSB0 A12 GEA0/I098NPB3 A46 GAC1/I005RSB0 B35 GBC1/I036RSB0 A13 GEC2/I096RSB2 B1 I0118VDB3 B37 I026RSB0 A14 I091RSB2 B2 GAC2/I0116UDB3 B38 I021RSB0 A15 VCC B3 GND B39 GND A16 I090RSB2 B4 GFC0/I0110ND3 B40 I013RSB0 A18 I085RSB2 B6 GND B42 GND A20 I076RSB2 B8 I013PDB3 B44 GNDQ A23 GDB2/I062RSB2 B11 VMV3 C3 <td>A6</td> <td>VCCPLF</td> <td>A42</td> <td>IO18RSB0</td> <td></td> <td>B30</td> <td>GCC1/IO48PDB1</td>	A6	VCCPLF	A42	IO18RSB0		B30	GCC1/IO48PDB1
A8 GFC2/IO105PPB3 A44 IO11RSB0 B32 GBB2/IO42PDB1 A9 IO103NDB3 A45 IO07RSB0 B33 VMV1 A10 VCC A46 VCC B34 GBA0/IO39RSB0 A11 GEA1/IO98PPB3 A47 GAC1/IO05RSB0 B35 GBC1/IO36RSB0 A12 GEA0/IO98NPB3 A46 GAC2/IO18VDB3 B36 GND A13 GEC2/IO95RSB2 B1 IO118VDB3 B37 IO26RSB0 A14 IO91RSB2 B2 GAC2/IO116UDB3 B38 IO21RSB0 A15 VCC B3 GND B40 IO13RSB0 A15 VCC B3 GND B40 IO3RSB0 A18 IO85RSB2 B5 VCOMPLF B41 IO08RSB0 A20 IO76RSB2 B8 IO103PDB3 B44 GNDQ A22 VCC B10 GEB0/IO99NDB3 C2 IO116VDB3 A23 GDB2/IO62RSB2 B11 VMV3 C3 <td>A7</td> <td>GFA1/IO108PPB3</td> <td>A43</td> <td>IO14RSB0</td> <td></td> <td>B31</td> <td>GND</td>	A7	GFA1/IO108PPB3	A43	IO14RSB0		B31	GND
A9 IO103NDB3 A45 IO07RSB0 B33 VMV1 A10 VCC A46 VCC B34 GBA0/IO39RSB0 A11 GEA1/IO98PPB3 A47 GAC1/IO05RSB0 B35 GBC1/IO36RSB0 A12 GEA0/IO98NPB3 A48 GAB0/IO2RSB0 B36 GND A13 GEC2/IO95RSB2 B1 IO118VDB3 B37 IO26RSB0 A14 IO91RSB2 B2 GAC2/IO116UDB3 B38 IO21RSB0 A16 IO90RSB2 B4 GFC0/IO110NDB3 B40 IO13RSB0 A17 IO87RSB2 B5 VCOMPLF B41 IO08RSB0 A18 IO85RSB2 B6 GND B42 GND A20 IO76RSB2 B8 IO103PDB3 B44 GNDQ A21 IO70RSB2 B9 GND C1 GAA2/IO118UDB3 A22 VCC B10 GEB0/IO99NDB3 C2 IO116VDB3 A23 GDB2/IO62RSB2 B11 VMV3 C	A8	GFC2/IO105PPB3	A44	IO11RSB0		B32	GBB2/IO42PDB1
A10 VCC A46 VCC B34 GBA0/IO39RSB0 A11 GEA1/IO98PPB3 A47 GAC1/IO05RSB0 B35 GBC1/IO36RSB0 A12 GEA0/IO98NPB3 A48 GAB0/IO02RSB0 B36 GND A13 GEC2/IO96RSB2 B1 IO118VDB3 B37 IO26RSB0 A14 IO91RSB2 B2 GAC2/IO116UDB3 B38 IO21RSB0 A16 IO90RSB2 B4 GFC0/IO110NDB3 B40 IO13RSB0 A17 IO87RSB2 B5 VCOMPLF B41 IO08RSB0 A18 IO88RSB2 B6 GND B42 GND A20 IO76RSB2 B8 IO103PDB3 B44 GNQ A21 IO70RSB2 B9 GND C1 GAA2/IO118UDB3 A22 VCC B10 GEB0/IO99NDB3 C2 IO116VDB3 A23 GDB2/IO62RSB2 B11 VMV3 C3 VCC A24 TDI B12 GEB2/IO96RSB2 C5<	A9	IO103NDB3	A45	IO07RSB0		B33	VMV1
A11 GEA1/I/098PPB3 A47 GAC1/I/005RSB0 B35 GBC1/I/036RSB0 A12 GEA0/IO98NPB3 A48 GAB0/IO02RSB0 B36 GND A13 GEC2/IO95RSB2 B1 IO118VDB3 B37 IO26RSB0 A14 IO91RSB2 B2 GAC2/IO116UDB3 B38 IO21RSB0 A16 IO90RSB2 B4 GFC0/IO110NDB3 B40 IO13RSB0 A17 IO67RSB2 B5 VCOMPLF B41 IO08RSB0 A18 IO85RSB2 B6 GND B42 GND A19 IO82RSB2 B7 GFB2/IO106PSB3 B44 GNDQ A20 IO76RSB2 B9 GND C1 GAA2/IO118UDB3 A22 VCC B10 GEB0/IO99NDB3 C2 IO116VDB3 A23 GDB2/IO62RSB2 B11 VMV3 C3 VCC A24 TDI B12 GEB2/IO96RSB2 C4 GFA/IO108NPB3 A26 GDC1/IO58UDB1 B14 GND <td>A10</td> <td>VCC</td> <td>A46</td> <td>VCC</td> <td></td> <td>B34</td> <td>GBA0/IO39RSB0</td>	A10	VCC	A46	VCC		B34	GBA0/IO39RSB0
A12 GEA0/IO98NPB3 A48 GAB0/IO02RSB0 B36 GND A13 GEC2/IO95RSB2 B1 IO118VDB3 B37 IO26RSB0 A14 IO91RSB2 B2 GAC2/IO116UDB3 B38 IO21RSB0 A15 VCC B3 GND B39 GND A16 IO90RSB2 B4 GFC0/IO110NDB3 B40 IO13RSB0 A17 IO67RSB2 B5 VCOMPLF B41 IO08RSB0 A18 IO68SRSB2 B6 GND B42 GND A20 IO76RSB2 B8 IO13PDB3 B44 GNDQ A21 IO70RSB2 B9 GND C1 GAA2/IO118UDB3 A22 VCC B10 GEB0/IO99NDB3 C2 IO116VDB3 A23 GDB2/IO62RSB2 B11 VMV3 C3 VCC A24 TDI B12 GEB2/IO96RSB2 C4 GFA0/IO108NPB3 A26 GDC1/IO58UDB1 B14 GND C6 GFA	A11	GEA1/IO98PPB3	A47	GAC1/IO05RSB0		B35	GBC1/IO36RSB0
A13 GEC2/IO95RSB2 B1 IO118VDB3 B37 IO26RSB0 A14 IO91RSB2 B2 GAC2/IO116UDB3 B38 IO21RSB0 A15 VCC B3 GND B39 GND A16 IO90RSB2 B4 GFC0/IO110NDB3 B40 IO13RSB0 A17 IO87RSB2 B5 VCOMPLF B41 IO08RSB0 A18 IO82RSB2 B6 GND B42 GND A20 IO76RSB2 B8 IO139DB3 B44 GNDQ A21 IO70RSB2 B9 GND C1 GAA2/O118UDB3 A22 VCC B10 GEB0/IO99NDB3 C2 IO116VDB3 A23 GDB2/IO62RSB2 B11 VMV3 C3 VCC A24 TDI B12 GEB2/IO96RSB2 C4 GFB1/IO109PPB3 A26 GDC1/IO58UDB1 B14 GND C6 GFA2/IO117PB3 A27 VCC B15 IO89RSB2 C7 IO105NPB3 </td <td>A12</td> <td>GEA0/IO98NPB3</td> <td>A48</td> <td>GAB0/IO02RSB0</td> <td></td> <td>B36</td> <td>GND</td>	A12	GEA0/IO98NPB3	A48	GAB0/IO02RSB0		B36	GND
A14 IO91RSB2 B2 GAC2/IO116UDB3 B38 IO21RSB0 A15 VCC B3 GND B39 GND A16 IO90RSB2 B4 GFC0/IO110NDB3 B40 IO13RSB0 A17 IO87RSB2 B5 VCOMPLF B41 IO08RSB0 A18 IO82RSB2 B6 GND B42 GND A19 IO82RSB2 B7 GFB2/IO106PSB3 B43 GAC0/IO4RSB0 A20 IO76RSB2 B8 IO13PDB3 B44 GNDQ A21 IO70RSB2 B9 GND C1 GAA2/IO118UDB3 A22 VCC B10 GEB0/IO99NDB3 C2 IO116VD83 A23 GDB2/IO62RSB2 B11 VMV3 C3 VCC A24 TDI B12 GEB2/IO96RSB2 C4 GFB1/IO109PPB3 A26 GDC1/IO58UDB1 B14 GND C6 GFA2/IO17PB3 A27 VCC B15 IO89RSB2 C7 IO1015N	A13	GEC2/IO95RSB2	B1	IO118VDB3		B37	IO26RSB0
A15 VCC B3 GND B39 GND A16 IO90RSB2 B4 GFC0/IO110NDB3 B40 IO13RSB0 A17 IO87RSB2 B5 VCOMPLF B41 IO08RSB0 A18 IO85RSB2 B6 GND B42 GND A19 IO82RSB2 B7 GFB2/IO106PSB3 B43 GAC0/IO04RSB0 A20 IO76RSB2 B8 IO103PDB3 B44 GNDQ A21 IO70RSB2 B9 GND C1 GAA2/IO118UDB3 A22 VCC B10 GEB0/IO99NDB3 C2 IO116VDB3 A23 GDB2/IO62RSB2 B11 VMV3 C3 VCC A24 TDI B12 GEB2/IO96RSB2 C4 GFB1//IO19PPB3 A25 TRST B13 IO92RSB2 C5 GFA0//IO18NPB3 A26 GDC1/IO58UDB1 B14 GND C6 GFA2//IO17PSB3 A28 IO54NDB1 B16 IO86RSB2 C8 VC	A14	IO91RSB2	B2	GAC2/IO116UDB3		B38	IO21RSB0
A16 IO90RSB2 B4 GFC0/IO110NDB3 B40 IO13RSB0 A17 IO87RSB2 B5 VCOMPLF B41 IO08RSB0 A18 IO85RSB2 B6 GND B42 GND A19 IO82RSB2 B7 GFB2/IO106PSB3 B44 GND A20 IO76RSB2 B8 IO103PDB3 B44 GND A21 IO70RSB2 B9 GND C1 GA2/IO118UDB3 A22 VCC B10 GEB0/IO99NDB3 C2 IO116VDB3 A23 GDB2/IO62RSB2 B11 VMV3 C3 VCC A24 TDI B12 GEB2/IO96RSB2 C4 GFB1/IO109PPB3 A25 TRST B13 IO92RSB2 C5 GFA0/IO108NPB3 A26 GDC1/IO58UDB1 B14 GND C6 GFA2/IO107PSB3 A28 IO54NDB1 B16 IO86RSB2 C3 VCCIB3 A30 GCA0/IO50NPB1 B19 IO72RSB2 C11	A15	VCC	B3	GND		B39	GND
A17 IO87RSB2 B5 VCOMPLF B41 IO88RSB0 A18 IO85RSB2 B6 GND B42 GND A19 IO82RSB2 B7 GFB2/IO106PSB3 B43 GAC0/IO04RSB0 A20 IO76RSB2 B8 IO103PDB3 B44 GNDQ A21 IO70RSB2 B9 GND C1 GAA2/IO118UDB3 A22 VCC B10 GEB0/IO99NDB3 C2 IO116VDB3 A23 GDB2/IO62RSB2 B11 VMV3 C3 VCC A24 TDI B12 GEB2/IO96RSB2 C4 GFB1/IO109PPB3 A25 TRST B13 IO92RSB2 C5 GFA0/IO108NPB3 A26 GDC1/IO58UDB1 B14 GND C6 GFA2/IO107PSB3 A28 IO54NDB1 B16 IO86RSB2 C3 VCCIB3 A30 GCA2/IO51PPB1 B18 IO78RSB2 C11 GEA2/IO97RSB2 A31 GCA0/IO50NPB1 B19 IO72RSB2 <td< td=""><td>A16</td><td>IO90RSB2</td><td>B4</td><td>GFC0/IO110NDB3</td><td></td><td>B40</td><td>IO13RSB0</td></td<>	A16	IO90RSB2	B4	GFC0/IO110NDB3		B40	IO13RSB0
A18 I085RSB2 B6 GND B42 GND A19 I082RSB2 B7 GFB2/I0106PSB3 B43 GAC0/I004RSB0 A20 I076RSB2 B8 I0103PDB3 B44 GND A21 I070RSB2 B9 GND C1 GAA2/I0118UDB3 A22 VCC B10 GEB0/I099NDB3 C2 I0116VDB3 A23 GDB2/I062RSB2 B11 VMV3 C3 VCC A24 TDI B12 GEB2/I096RSB2 C4 GFB1/I0109PPB3 A25 TRST B13 I092RSB2 C5 GFA0/I0108NPB3 A26 GDC1/I058UDB1 B14 GND C6 GFA2/I0107PSB3 A28 I054NDB1 B15 I089RSB2 C7 I0105NPB3 A29 I052NDB1 B17 GND C9 GEB1/I099PDB3 A30 GCA2/I051PPB1 B18 I078RSB2 C10 GNDQ A31 GCA0/I050NPB1 B19 I072RSB2 C11 </td <td>A17</td> <td>IO87RSB2</td> <td>B5</td> <td>VCOMPLF</td> <td></td> <td>B41</td> <td>IO08RSB0</td>	A17	IO87RSB2	B5	VCOMPLF		B41	IO08RSB0
A19 IO82RSB2 B7 GFB2/IO106PSB3 B43 GAC0/IO04RSB0 A20 IO76RSB2 B8 IO103PDB3 B44 GNDQ A21 IO70RSB2 B9 GND C1 GAA2/IO118UDB3 A22 VCC B10 GEB0/IO99NDB3 C2 IO116VDB3 A23 GDB2/IO62RSB2 B11 VMV3 C3 VCC A24 TDI B12 GEB2/IO96RSB2 C4 GFB1/IO109PPB3 A25 TRST B13 IO92RSB2 C5 GFA0/IO108NPB3 A26 GDC1/IO58UDB1 B14 GND C6 GFA2/IO17PSB3 A27 VCC B15 IO89RSB2 C7 IO165NPB3 A28 IO54NDB1 B16 IO86RSB2 C8 VCCIB3 A30 GCA2/IO51PPB1 B18 IO78RSB2 C10 GNDQ A31 GCA0/IO50NPB1 B19 IO72RSB2 C11 GEA2/IO97RSB2 A33 IO47NSB1 B20 GNDQ	A18	IO85RSB2	B6	GND		B42	GND
A20 IO76RSB2 B8 IO103PDB3 B44 GNDQ A21 IO70RSB2 B9 GND C1 GAA2/IO118UDB3 A22 VCC B10 GEB0/IO99NDB3 C2 IO116VDB3 A23 GDB2/IO62RSB2 B11 VMV3 C3 VCC A24 TDI B12 GEB2/IO96RSB2 C4 GFB1/IO109PPB3 A25 TRST B13 IO92RSB2 C5 GFA0/IO108NPB3 A26 GDC1/IO58UDB1 B14 GND C6 GFA2/IO17PSB3 A27 VCC B15 IO89RSB2 C7 IO105NPB3 A28 IO54NDB1 B16 IO86RSB2 C8 VCCIB3 A29 IO52NDB1 B17 GND C9 GEB1/IO9PDB3 A30 GCA2/IO51PPB1 B19 IO72RSB2 C11 GEA2/IO97RSB2 A31 GCA0/IO50NPB1 B20 GND C12 IO94RSB2 A33 IO41NPB1 B21 GNDQ C13	A19	IO82RSB2	B7	GFB2/IO106PSB3		B43	GAC0/IO04RSB0
A21 IO70RSB2 B9 GND C1 GAA2/IO118UDB3 A22 VCC B10 GEB0/IO99NDB3 C2 IO116VDB3 A23 GDB2/IO62RSB2 B11 VMV3 C3 VCC A24 TDI B12 GEB2/IO96RSB2 C4 GFB1/IO109PPB3 A25 TRST B13 IO92RSB2 C5 GFA0/IO108NPB3 A26 GDC1/IO58UDB1 B14 GND C6 GFA2/IO107PSB3 A27 VCC B15 IO89RSB2 C7 IO105NPB3 A28 IO54NDB1 B16 IO86RSB2 C8 VCCIB3 A30 GCA2/IO51PPB1 B18 IO72RSB2 C10 GNDQ A31 GCA0/IO50NPB1 B19 IO72RSB2 C11 GEA2/IO97RSB2 A33 IO47NSB1 B21 GNDQ C12 IO94RSB2 A34 VCC B22 TMS C14 IO88RSB2 A35 IO41NPB1 B24 GDC0/IO58VDB1 C16	A20	IO76RSB2	B8	IO103PDB3		B44	GNDQ
A22 VCC B10 GEB0/IO99NDB3 C2 IO116VDB3 A23 GDB2/IO62RSB2 B11 VMV3 C3 VCC A24 TDI B12 GEB2/IO96RSB2 C4 GFB1/IO109PPB3 A25 TRST B13 IO92RSB2 C5 GFA0/IO108NPB3 A26 GDC1/IO58UDB1 B14 GND C6 GFA2/IO107PSB3 A27 VCC B15 IO89RSB2 C7 IO105NPB3 A28 IO54NDB1 B16 IO86RSB2 C8 VCCIB3 A29 IO52NDB1 B17 GND C9 GEB1/IO99PDB3 A30 GCA2/IO51PPB1 B18 IO78RSB2 C10 GNDQ A31 GCA0/IO50NPB1 B19 IO72RSB2 C11 GEA2/IO97RSB2 A33 IO47NSB1 B21 GNDQ C12 IO94RSB2 A34 VCC B22 TMS C14 IO88RSB2 A35 IO41NPB1 B24 GDC0/IO58VDB1 C16	A21	IO70RSB2	B9	GND		C1	GAA2/IO118UDB3
A23 GDB2/IO62RSB2 B11 VMV3 C3 VCC A24 TDI B12 GEB2/IO96RSB2 C4 GFB1/IO109PPB3 A25 TRST B13 IO92RSB2 C5 GFA0/IO108NPB3 A26 GDC1/IO58UDB1 B14 GND C6 GFA2/IO107PSB3 A27 VCC B15 IO89RSB2 C7 IO105NPB3 A28 IO54NDB1 B16 IO86RSB2 C8 VCCIB3 A29 IO52NDB1 B17 GND C9 GEB1/IO99PDB3 A30 GCA2/IO51PPB1 B19 IO72RSB2 C10 GNDQ A31 GCA0/IO50NPB1 B19 IO72RSB2 C11 GEA2/IO97RSB2 A33 IO47NSB1 B20 GND C12 IO94RSB2 A34 VCC B22 TMS C14 IO88RSB2 A35 IO41NPB1 B24 GDC0/IO58VDB1 C16 IO80RSB2	A22	VCC	B10	GEB0/IO99NDB3		C2	IO116VDB3
A24 TDI B12 GEB2/IO96RSB2 C4 GFB1/IO109PPB3 A25 TRST B13 IO92RSB2 C5 GFA0/IO108NPB3 A26 GDC1/IO58UDB1 B14 GND C6 GFA2/IO107PSB3 A27 VCC B15 IO89RSB2 C7 IO105NPB3 A28 IO54NDB1 B16 IO86RSB2 C8 VCCIB3 A29 IO52NDB1 B17 GND C9 GEB1/IO99PDB3 A30 GCA2/IO51PPB1 B18 IO78RSB2 C10 GNDQ A31 GCA0/IO50NPB1 B19 IO72RSB2 C11 GEA2/IO97RSB2 A33 IO47NSB1 B21 GNDQ C12 IO94RSB2 A34 VCC B22 TMS C14 IO88RSB2 A36 GBA2/IO41PPB1 B24 GDC0/IO58VDB1 C16 IO80RSB2	A23	GDB2/IO62RSB2	B11	VMV3		C3	VCC
A25 TRST B13 IO92RSB2 C5 GFA0/IO108NPB3 A26 GDC1/IO58UDB1 B14 GND C6 GFA2/IO107PSB3 A27 VCC B15 IO89RSB2 C7 IO105NPB3 A28 IO54NDB1 B16 IO86RSB2 C8 VCCIB3 A29 IO52NDB1 B17 GND C9 GEB1/IO99PDB3 A30 GCA2/IO51PPB1 B19 IO72RSB2 C10 GNDQ A31 GCA0/IO50NPB1 B19 IO72RSB2 C11 GEA2/IO97RSB2 A33 IO47NSB1 B20 GNDQ C13 VCCIB2 A34 VCC B22 TMS C14 IO88RSB2 A35 IO41NPB1 B24 GDC0/IO58VDB1 C16 IO80RSB2	A24	TDI	B12	GEB2/IO96RSB2		C4	GFB1/IO109PPB3
A26 GDC1/IO58UDB1 B14 GND C6 GFA2/IO107PSB3 A27 VCC B15 IO89RSB2 C7 IO105NPB3 A28 IO54NDB1 B16 IO86RSB2 C8 VCCIB3 A29 IO52NDB1 B17 GND C9 GEB1/IO99PDB3 A30 GCA2/IO51PPB1 B18 IO78RSB2 C10 GNDQ A31 GCA0/IO50NPB1 B19 IO72RSB2 C11 GEA2/IO97RSB2 A33 IO47NSB1 B21 GNDQ C12 IO94RSB2 A35 IO41NPB1 B23 TDO C14 IO88RSB2 A36 GBA2/IO41PPB1 B24 GDC0/IO58VDB1 C16 IO80RSB2	A25	TRST	B13	IO92RSB2		C5	GFA0/IO108NPB3
A27VCCB15IO89RSB2C7IO105NPB3A28IO54NDB1B16IO86RSB2C8VCCIB3A29IO52NDB1B17GNDC9GEB1/IO99PDB3A30GCA2/IO51PPB1B18IO78RSB2C10GNDQA31GCA0/IO50NPB1B19IO72RSB2C11GEA2/IO97RSB2A32GCB1/IO49PDB1B20GNDC12IO94RSB2A33IO47NSB1B21GNDQC13VCCIB2A34VCCB22TMSC14IO88RSB2A35IO41NPB1B23TDOC15IO84RSB2A36GBA2/IO41PPB1B24GDC0/IO58VDB1C16IO80RSB2	A26	GDC1/IO58UDB1	B14	GND		C6	GFA2/IO107PSB3
A28IO54NDB1B16IO86RSB2C8VCCIB3A29IO52NDB1B17GNDC9GEB1/IO99PDB3A30GCA2/IO51PPB1B18IO78RSB2C10GNDQA31GCA0/IO50NPB1B19IO72RSB2C11GEA2/IO97RSB2A32GCB1/IO49PDB1B20GNDQC12IO94RSB2A33IO47NSB1B21GNDQC13VCCIB2A34VCCB22TMSC14IO88RSB2A35IO41NPB1B23TDOC15IO84RSB2A36GBA2/IO41PPB1B24GDC0/IO58VDB1C16IO80RSB2	A27	VCC	B15	IO89RSB2		C7	IO105NPB3
A29IO52NDB1B17GNDC9GEB1/IO99PDB3A30GCA2/IO51PPB1B18IO78RSB2C10GNDQA31GCA0/IO50NPB1B19IO72RSB2C11GEA2/IO97RSB2A32GCB1/IO49PDB1B20GNDC12IO94RSB2A33IO47NSB1B21GNDQC13VCCIB2A34VCCB22TMSC14IO88RSB2A35IO41NPB1B23TDOC15IO84RSB2A36GBA2/IO41PPB1B24GDC0/IO58VDB1C16IO80RSB2	A28	IO54NDB1	B16	IO86RSB2		C8	VCCIB3
A30GCA2/IO51PPB1B18IO78RSB2C10GNDQA31GCA0/IO50NPB1B19IO72RSB2C11GEA2/IO97RSB2A32GCB1/IO49PDB1B20GNDC12IO94RSB2A33IO47NSB1B21GNDQC13VCCIB2A34VCCB22TMSC14IO88RSB2A35IO41NPB1B23TDOC15IO84RSB2A36GBA2/IO41PPB1B24GDC0/IO58VDB1C16IO80RSB2	A29	IO52NDB1	B17	GND		C9	GEB1/IO99PDB3
A31GCA0/IO50NPB1B19IO72RSB2C11GEA2/IO97RSB2A32GCB1/IO49PDB1B20GNDC12IO94RSB2A33IO47NSB1B21GNDQC13VCCIB2A34VCCB22TMSC14IO88RSB2A35IO41NPB1B23TDOC15IO84RSB2A36GBA2/IO41PPB1B24GDC0/IO58VDB1C16IO80RSB2	A30	GCA2/IO51PPB1	B18	IO78RSB2		C10	GNDQ
A32 GCB1/IO49PDB1 B20 GND C12 IO94RSB2 A33 IO47NSB1 B21 GNDQ C13 VCCIB2 A34 VCC B22 TMS C14 IO88RSB2 A35 IO41NPB1 B23 TDO C15 IO84RSB2 A36 GBA2/IO41PPB1 B24 GDC0/IO58VDB1 C16 IO80RSB2	A31	GCA0/IO50NPB1	B19	IO72RSB2		C11	GEA2/IO97RSB2
A33 IO47NSB1 B21 GNDQ C13 VCCIB2 A34 VCC B22 TMS C14 IO88RSB2 A35 IO41NPB1 B23 TDO C15 IO84RSB2 A36 GBA2/IO41PPB1 B24 GDC0/IO58VDB1 C16 IO80RSB2	A32	GCB1/IO49PDB1	B20	GND		C12	IO94RSB2
A34 VCC B22 TMS C14 IO88RSB2 A35 IO41NPB1 B23 TDO C15 IO84RSB2 A36 GBA2/IO41PPB1 B24 GDC0/IO58VDB1 C16 IO80RSB2	A33	IO47NSB1	B21	GNDQ		C13	VCCIB2
A35 IO41NPB1 B23 TDO C15 IO84RSB2 A36 GBA2/IO41PPB1 B24 GDC0/IO58VDB1 C16 IO80RSB2	A34	VCC	B22	TMS		C14	IO88RSB2
A36 GBA2/IO41PPB1 B24 GDC0/IO58VDB1 C16 IO80RSB2	A35	IO41NPB1	B23	TDO		C15	IO84RSB2
	A36	GBA2/IO41PPB1	B24	GDC0/IO58VDB1]	C16	IO80RSB2

Microsemi

Package Pin Assignments

	PQ208		PQ208		PQ208
Pin Number	A3P125 Function	Pin Number	A3P125 Function	Pin Number	A3P125 Function
109	TRST	145	IO46RSB0	181	IO21RSB0
110	VJTAG	146	NC	182	IO20RSB0
111	GDA0/IO66RSB0	147	NC	183	IO19RSB0
112	GDA1/IO65RSB0	148	NC	184	IO18RSB0
113	GDB0/IO64RSB0	149	GBC2/IO45RSB0	185	IO17RSB0
114	GDB1/IO63RSB0	150	IO44RSB0	186	VCCIB0
115	GDC0/IO62RSB0	151	GBB2/IO43RSB0	187	VCC
116	GDC1/IO61RSB0	152	IO42RSB0	188	IO16RSB0
117	NC	153	GBA2/IO41RSB0	189	IO15RSB0
118	NC	154	VMV0	190	IO14RSB0
119	NC	155	GNDQ	191	IO13RSB0
120	NC	156	GND	192	IO12RSB0
121	NC	157	NC	193	IO11RSB0
122	GND	158	GBA1/IO40RSB0	194	IO10RSB0
123	VCCIB0	159	GBA0/IO39RSB0	195	GND
124	NC	160	GBB1/IO38RSB0	196	IO09RSB0
125	NC	161	GBB0/IO37RSB0	197	IO08RSB0
126	VCC	162	GND	198	IO07RSB0
127	IO60RSB0	163	GBC1/IO36RSB0	199	IO06RSB0
128	GCC2/IO59RSB0	164	GBC0/IO35RSB0	200	VCCIB0
129	GCB2/IO58RSB0	165	IO34RSB0	201	GAC1/IO05RSB0
130	GND	166	IO33RSB0	202	GAC0/IO04RSB0
131	GCA2/IO57RSB0	167	IO32RSB0	203	GAB1/IO03RSB0
132	GCA0/IO56RSB0	168	IO31RSB0	204	GAB0/IO02RSB0
133	GCA1/IO55RSB0	169	IO30RSB0	205	GAA1/IO01RSB0
134	GCB0/IO54RSB0	170	VCCIB0	206	GAA0/IO00RSB0
135	GCB1/IO53RSB0	171	VCC	207	GNDQ
136	GCC0/IO52RSB0	172	IO29RSB0	208	VMV0
137	GCC1/IO51RSB0	173	IO28RSB0		•
138	IO50RSB0	174	IO27RSB0		
139	IO49RSB0	175	IO26RSB0		
140	VCCIB0	176	IO25RSB0		
141	GND	177	IO24RSB0		
142	VCC	178	GND		
143	IO48RSB0	179	IO23RSB0		
144	IO47RSB0	180	IO22RSB0		



FG144				
Pin Number	A3P060 Function			
K1	GEB0/IO74RSB1			
K2	GEA1/IO73RSB1			
K3	GEA0/IO72RSB1			
K4	GEA2/IO71RSB1			
K5	IO65RSB1			
K6	IO64RSB1			
K7	GND			
K8	IO57RSB1			
K9	GDC2/IO56RSB1			
K10	GND			
K11	GDA0/IO50RSB0			
K12	GDB0/IO48RSB0			
L1	GND			
L2	VMV1			
L3	GEB2/IO70RSB1			
L4	IO67RSB1			
L5	VCCIB1			
L6	IO62RSB1			
L7	IO59RSB1			
L8	IO58RSB1			
L9	TMS			
L10	VJTAG			
L11	VMV1			
L12	TRST			
M1	GNDQ			
M2	GEC2/IO69RSB1			
M3	IO68RSB1			
M4	IO66RSB1			
M5	IO63RSB1			
M6	IO61RSB1			
M7	IO60RSB1			
M8	NC			
M9	TDI			
M10	VCCIB1			
M11	VPUMP			
M12	GNDQ			

🌜 Microsemi.

Package Pin Assignments

	FG144	FG144		FG144	
Pin Number	A3P400 Function	Pin Number	A3P400 Function	Pin Number	A3P400 Function
A1	GNDQ	D1	IO149NDB3	G1	GFA1/IO145PPB3
A2	VMV0	D2	IO149PDB3	G2	GND
A3	GAB0/IO02RSB0	D3	IO153VDB3	G3	VCCPLF
A4	GAB1/IO03RSB0	D4	GAA2/IO155UPB3	G4	GFA0/IO145NPB3
A5	IO16RSB0	D5	GAC0/IO04RSB0	G5	GND
A6	GND	D6	GAC1/IO05RSB0	G6	GND
A7	IO30RSB0	D7	GBC0/IO54RSB0	G7	GND
A8	VCC	D8	GBC1/IO55RSB0	G8	GDC1/IO77UPB1
A9	IO34RSB0	D9	GBB2/IO61PDB1	G9	IO72NDB1
A10	GBA0/IO58RSB0	D10	IO61NDB1	G10	GCC2/IO72PDB1
A11	GBA1/IO59RSB0	D11	IO62NPB1	G11	IO71NDB1
A12	GNDQ	D12	GCB1/IO68PPB1	G12	GCB2/IO71PDB1
B1	GAB2/IO154UDB3	E1	VCC	H1	VCC
B2	GND	E2	GFC0/IO147NDB3	H2	GFB2/IO143PDB3
B3	GAA0/IO00RSB0	E3	GFC1/IO147PDB3	H3	GFC2/IO142PSB3
B4	GAA1/IO01RSB0	E4	VCCIB3	H4	GEC1/IO137PDB3
B5	IO14RSB0	E5	IO155VPB3	H5	VCC
B6	IO19RSB0	E6	VCCIB0	H6	IO75PDB1
B7	IO23RSB0	E7	VCCIB0	H7	IO75NDB1
B8	IO31RSB0	E8	GCC1/IO67PDB1	H8	GDB2/IO81RSB2
B9	GBB0/IO56RSB0	E9	VCCIB1	H9	GDC0/IO77VPB1
B10	GBB1/IO57RSB0	E10	VCC	H10	VCCIB1
B11	GND	E11	GCA0/IO69NDB1	H11	IO73PSB1
B12	VMV1	E12	IO70NDB1	H12	VCC
C1	IO154VDB3	F1	GFB0/IO146NPB3	J1	GEB1/IO136PDB3
C2	GFA2/IO144PPB3	F2	VCOMPLF	J2	IO143NDB3
C3	GAC2/IO153UDB3	F3	GFB1/IO146PPB3	J3	VCCIB3
C4	VCC	F4	IO144NPB3	J4	GEC0/IO137NDB3
C5	IO12RSB0	F5	GND	J5	IO125RSB2
C6	IO17RSB0	F6	GND	J6	IO116RSB2
C7	IO25RSB0	F7	GND	J7	VCC
C8	IO32RSB0	F8	GCC0/IO67NDB1	J8	ТСК
C9	IO53RSB0	F9	GCB0/IO68NPB1	J9	GDA2/IO80RSB2
C10	GBA2/IO60PDB1	F10	GND	J10	TDO
C11	IO60NDB1	F11	GCA1/IO69PDB1	J11	GDA1/IO79UDB1
C12	GBC2/IO62PPB1	F12	GCA2/IO70PDB1	J12	GDB1/IO78UDB1



	FG256		FG256	FG256	
Pin Number	A3P600 Function	Pin Number	A3P600 Function	Pin Number	A3P600 Function
A1	GND	C5	GAC0/IO04RSB0	E9	IO31RSB0
A2	GAA0/IO00RSB0	C6	GAC1/IO05RSB0	E10	VCCIB0
A3	GAA1/IO01RSB0	C7	IO20RSB0	E11	VCCIB0
A4	GAB0/IO02RSB0	C8	IO24RSB0	E12	VMV1
A5	IO11RSB0	C9	IO33RSB0	E13	GBC2/IO62PDB1
A6	IO16RSB0	C10	IO39RSB0	E14	IO67PPB1
A7	IO18RSB0	C11	IO44RSB0	E15	IO64PPB1
A8	IO28RSB0	C12	GBC0/IO54RSB0	E16	IO66PDB1
A9	IO34RSB0	C13	IO51RSB0	F1	IO166NDB3
A10	IO37RSB0	C14	VMV0	F2	IO168NPB3
A11	IO41RSB0	C15	IO61NPB1	F3	IO167PPB3
A12	IO43RSB0	C16	IO63PDB1	F4	IO169PDB3
A13	GBB1/IO57RSB0	D1	IO171NDB3	F5	VCCIB3
A14	GBA0/IO58RSB0	D2	IO171PDB3	F6	GND
A15	GBA1/IO59RSB0	D3	GAC2/IO172PDB3	F7	VCC
A16	GND	D4	IO06RSB0	F8	VCC
B1	GAB2/IO173PDB3	D5	GNDQ	F9	VCC
B2	GAA2/IO174PDB3	D6	IO10RSB0	F10	VCC
B3	GNDQ	D7	IO19RSB0	F11	GND
B4	GAB1/IO03RSB0	D8	IO26RSB0	F12	VCCIB1
B5	IO13RSB0	D9	IO30RSB0	F13	IO62NDB1
B6	IO14RSB0	D10	IO40RSB0	F14	IO64NPB1
B7	IO21RSB0	D11	IO45RSB0	F15	IO65PPB1
B8	IO27RSB0	D12	GNDQ	F16	IO66NDB1
B9	IO32RSB0	D13	IO50RSB0	G1	IO165NDB3
B10	IO38RSB0	D14	GBB2/IO61PPB1	G2	IO165PDB3
B11	IO42RSB0	D15	IO53RSB0	G3	IO168PPB3
B12	GBC1/IO55RSB0	D16	IO63NDB1	G4	GFC1/IO164PPB3
B13	GBB0/IO56RSB0	E1	IO166PDB3	G5	VCCIB3
B14	IO52RSB0	E2	IO167NPB3	G6	VCC
B15	GBA2/IO60PDB1	E3	IO172NDB3	G7	GND
B16	IO60NDB1	E4	IO169NDB3	G8	GND
C1	IO173NDB3	E5	VMV0	G9	GND
C2	IO174NDB3	E6	VCCIB0	G10	GND
C3	VMV3	E7	VCCIB0	G11	VCC
C4	IO07RSB0	E8	IO25RSB0	G12	VCCIB1



5 – Datasheet Information

List of Changes

The following table lists critical changes that were made in each version of the ProASIC3 datasheet.

Revision	Changes	Page
Revision 18 (March 2016)	Updated 3.3 V DC supply voltage's maximum Commercial and Industrial values from 3.3 V to 3.6 V in Table 2-2 (SAR 72693).	2-2
	Added reference of Package Mechanical Drawings document in all package pin assignment notes (76833).	NA
Revision 17	Removed PQFP embedded heat spreader info. from Table 2-5 (SAR 52320).	2-6
(June 2015)	Updated "VCCIBx I/O Supply Voltage" (SAR 43323).	3-1
Revision 16 (December 2014)	Updated "ProASIC3 Ordering Information". Interchanged the positions of Y- Security Feature and I- Application (Temperature Range) (SAR 61079). Added Note "Only devices with package size greater than or equal to 5x5 are supported".	1-IV
	Updated Table Note (2) in Table 2-3 • Flash Programming Limits – Retention, Storage and Operating Temperature so that the Table Note is not applicable for Maximum Storage Temperature T_{STG} (SAR 54297).	2-3
	Added values for Drive strength 2 mA in Table 2-41 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew, Table 2-42 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew, Table 2-43 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew, and Table 2-44 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew (SAR 57184).	2-34, 2-35, 2-36, 2-37
	Added Figure 2-1 • High-Temperature Data Retention (HTR) (SAR 45466).	2-3
	Updates made to maintain the style and consistency of the document.	NA
Revision 15 (July 2014)	Added corner pad table note (3) to "QN132 – Bottom View" (SAR 47442).	4-6
	Ambient temperature removed in Table 2-2, table notes and "ProASIC3 Ordering Information" figure were modified (SAR 48343).	2-2 1-IV
	Other updates were made to maintain the style and consistency of the datasheet.	NA
Revision 14 (April 2014)	Note added for the discontinuance of QN132 package to the following tables and section: "ProASIC3 Devices", "I/Os Per Package 1", "ProASIC3 FPGAs Package Sizes Dimensions" and "QN132 – Bottom View" section (SAR 55118).	I, III, 4-6

Revision	Changes	Page
Revision 9 (Oct 2009) Product Brief v1.3	The CS121 package was added to table under "Features and Benefits" section, the "I/Os Per Package 1" table, Table 1 • ProASIC3 FPGAs Package Sizes Dimensions, "ProASIC3 Ordering Information", and the "Temperature Grade Offerings" table.	I – IV
	"ProASIC3 Ordering Information" was revised to include the fact that some RoHS compliant packages are halogen-free.	IV
Packaging v1.5	The "CS121 – Bottom View" figure and pin table for A3P060 are new.	4-15
Revision 8 (Aug 2009) Product Brief v1.2	All references to M7 devices (CoreMP7) and speed grade –F were removed from this document.	N/A
	Table 1-1 I/O Standards supported is new.	1-7
	The I/Os with Advanced I/O Standards section was revised to add definitions of hot-swap and cold-sparing.	1-7
DC and Switching Characteristics v1.4	$3.3~\rm V$ LVCMOS and $1.2~\rm V$ LVCMOS Wide Range support was added to the datasheet. This affects all tables that contained $3.3~\rm V$ LVCMOS and $1.2~\rm V$ LVCMOS data.	N/A
	${\rm I}_{\rm IL}$ and ${\rm I}_{\rm IH}$ input leakage current information was added to all "Minimum and Maximum DC Input and Output Levels" tables.	N/A
	-F was removed from the datasheet. The speed grade is no longer supported.	N/A
	The notes in Table 2-2 • Recommended Operating Conditions 1 were updated.	2-2
	Table 2-4 • Overshoot and Undershoot Limits 1 was updated.	2-3
	Table 2-6 • Temperature and Voltage Derating Factors for Timing Delays was updated.	2-6
	In Table 2-116 • RAM4K9, the following specifications were removed: t _{WRO} t _{CCKH}	2-96
	In Table 2-117 • RAM512X18, the following specifications were removed: t _{WRO} t _{CCKH}	2-97
	In the title of Table 2-74 • 1.8 V LVCMOS High Slew, VCCI had a typo. It was changed from 3.0 V to 1.7 V.	2-58
Revision 7 (Feb 2009) Product Brief v1.1	The "Advanced I/O" section was revised to add a bullet regarding wide range power supply voltage support.	I
	The table under "Features and Benefits" section, was updated to include a value for typical equivalent macrocells for A3P250.	I
	The QN48 package was added to the following tables: the table under "Features and Benefits" section, "I/Os Per Package 1" "ProASIC3 FPGAs Package Sizes Dimensions", and "Temperature Grade Offerings". The number of singled-ended I/Os for QN68 was added to the "I/Os Per Package 1" table.	N/A
	The Wide Range I/O Support section is new.	1-7
Revision 6 (Dec 2008)	The "QN48 – Bottom View" section is new.	4-1
Packaging v1.4	The "QN68" pin table for A3P030 is new.	4-5



Datasheet Information

Revision	Changes	Page
v2.0 (April 2007)	In the "Packaging Tables", Ambient was deleted.	ii
	The timing characteristics tables were updated.	N/A
	The "PLL Macro" section was updated to add information on the VCO and PLL outputs during power-up.	2-15
	The "PLL Macro" section was updated to include power-up information.	2-15
	Table 2-11 • ProASIC3 CCC/PLL Specification was updated.	2-29
	Figure 2-19 • Peak-to-Peak Jitter Definition is new.	2-18
	The "SRAM and FIFO" section was updated with operation and timing requirement information.	2-21
	The "RESET" section was updated with read and write information.	2-25
	The "RESET" section was updated with read and write information.	2-25
	The "Introduction" in the "Advanced I/Os" section was updated to include information on input and output buffers being disabled.	2-28
	PCI-X 3.3 V was added to Table 2-11 • VCCI Voltages and Compatible Standards.	2-29
	In the Table 2-15 • Levels of Hot-Swap Support, the ProASIC3 compliance descriptions were updated for levels 3 and 4.	2-34
	Table 2-43 • I/O Hot-Swap and 5 V Input Tolerance Capabilities in ProASIC3 Devices was updated.	2-64
	Notes 3, 4, and 5 were added to Table 2-17 \cdot Comparison Table for 5 V–Compliant Receiver Scheme. 5 x 52.72 was changed to 52.7 and the Maximum current was updated from 4 x 52.7 to 5 x 52.7.	2-40
	The "VCCPLF PLL Supply Voltage" section was updated.	2-50
	The "VPUMP Programming Supply Voltage" section was updated.	2-50
	The "GL Globals" section was updated to include information about direct input into quadrant clocks.	2-51
	V _{JTAG} was deleted from the "TCK Test Clock" section.	2-51
	In Table 2-22 • Recommended Tie-Off Values for the TCK and TRST Pins, TSK was changed to TCK in note 2. Note 3 was also updated.	2-51
	Ambient was deleted from Table 3-2 • Recommended Operating Conditions. VPUMP programming mode was changed from "3.0 to 3.6" to "3.15 to 3.45".	3-2
	Note 3 is new in Table 3-4 • Overshoot and Undershoot Limits (as measured on quiet I/Os)1.	3-2
	In EQ 3-2, 150 was changed to 110 and the result changed from 3.9 to 1.951.	3-5
	Table 3-6 • Temperature and Voltage Derating Factors for Timing Delays was updated.	3-6
	Table 3-5 • Package Thermal Resistivities was updated.	3-5
	Table 3-14 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions—Software Default Settings (Advanced) and Table 3-17 • Summary of Maximum and Minimum DC Input Levels Applicable to Commercial and Industrial Conditions (Standard Plus) were updated.	3-17 to 3- 17