E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	SCI, UART/USART, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	19
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	384 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	40-VFQFN Exposed Pad
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st72f60k2b1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		16.6.1	RAM and hardware registers	117
		16.6.2	Flash memory	117
	16.7	EMC c	haracteristics	. 118
		16.7.1	Functional EMS (electromagnetic susceptibility)	118
		16.7.2	Designing hardened software to avoid noise problems	118
		16.7.3	Electro magnetic interference (EMI)	119
		16.7.4	Absolute maximum ratings (electrical sensitivity)	119
		16.7.5	Electrostatic discharge (ESD)	119
	16.8	I/O por	t pin characteristics	. 121
		16.8.1	General characteristics	121
		16.8.2	Output driving current	123
	16.9	Contro	I pin characteristics	. 125
		16.9.1	Asynchronous RESET pin	125
		16.9.2	USB - universal bus interface	127
		16.9.3	SCI - serial communications interface	128
17	Pack	age cha	aracteristics	. 129
	17.1	Packag	ge mechanical data	. 129
		17.1.1	Thermal characteristics	130
18	Devie	ce confi	iguration and ordering information	. 131
	18.1	Option	byte	. 131
	18.2	Device	ordering information and transfer of customer code	. 132
	18.3	Develo	pment tools	. 132
19	Knov	vn limita	ations	. 135
	19.1	PA2 lim	nitation with OCMP1 enabled	. 135
	19.2	Unexne	ected reset fetch	135
	10.2	SCLwr	ong break duration	135
	19.0	501 WI		. 100
20	Devi	ce mark	king	. 137
21	Revis	sion his	story	. 138



			Level		Port / control					Main			
Pin n°	Pin name	ype	ype it	out		Input		Output		function (after	Alternate function		
			lnpi	Outp	float	ndm	int	QO	РР	reset)			
30	PA3/EXTCLK	I/O		CT		Х			Х	Port A3	Timer External Clock		
31	PA2/ICCCLK	I/O	CT	25 mA	Х			Т		Port A2	ICC Clock		
32	NC									Do not con	inect		
33	NC									Do not con	inect		
34	NC									Do not con	inect		
35	NC									Do not con	inect		
36	NC									Do not con	inect		
37	NC									Do not con	inect		
38	NC									Do not con	Do not connect		
39	NC									Do not con	inect		
40	PA1/ICCDATA	I/O	СТ	25 mA	Х			Т		Port A1	ICC Data		

 Table 2.
 Device pin description (QFN40) (continued)



4 Register & memory map

As shown in *Figure 4*, the MCU is capable of addressing 8 Kbytes of memories and I/O registers.

The available memory locations consist of up to 384 bytes of RAM including 64 bytes of register locations, and up to 8 Kbytes of user program memory in which the upper 32 bytes are reserved for interrupt vectors. The RAM space includes up to 128 bytes for the stack from 0100h to 017Fh.

The highest address bytes contain the user reset and interrupt vectors.

Note: Important: memory locations noted "Reserved" must never be accessed. Accessing a reserved area can have unpredictable effects on the device.



Figure 4. Memory map



57









Note: Hysteresis $(V_{IT+}-V_{IT-}) = V_{hys}$







Figure 19. PA0, PA3, PA4, PA5, PA6, PA7 configuration

Table 15.	PA1, PA2	description
-----------	----------	-------------

Port A	I/	0	Alternate function		
FOILA	Input ⁽¹⁾	Output	Signal	Condition	
PA1	without pull-up	Very High Current open drain			
PA2	without pull-up	Very High Current open drain			

1. Reset state





Figure 24. Timer block diagram

1. If IC, OC and TO interrupt requests have separate vectors then the last OR is not present (see *Table 10: Interrupt mapping on page 32*).



16-bit read sequence

The 16-bit read sequence (from either the Counter register or the Alternate Counter register) is illustrated in the following *Figure 25*.

Figure 25. 16-bit read sequence



The user must first read the MSB, afterwhich the LSB value is automatically buffered.

This buffered value remains unchanged until the 16-bit read sequence is completed, even if the user reads the MSB several times.

After a complete reading sequence, if only the CLR register or ACLR register are read, they return the LSB of the count value at the time of the read.

Whatever the timer mode used (input capture, output compare, one pulse mode or PWM mode) an overflow occurs when the counter rolls over from FFFFh to 0000h then:

- The TOF bit of the SR register is set.
- A timer interrupt is generated if:
 - TOIE bit of the CR1 register is set and
 - I bit of the CC register is cleared.

If one of these conditions is false, the interrupt remains pending to be issued as soon as they are both true.

Clearing the overflow interrupt request is done in two steps:

- 1. Reading the SR register while the TOF bit is set.
- 2. An access (read or write) to the CLR register.

Note: The TOF bit is not cleared by access to the ACLR register. The advantage of accessing the ACLR register rather than the CLR register is that it allows simultaneous use of the overflow function and reading the free running counter at random times (for example, to measure elapsed time) without the risk of clearing the TOF bit erroneously.

The timer is not affected by Wait mode.

In Halt mode, the counter stops counting until the mode is exited. Counting then resumes from the previous count (MCU awakened by an interrupt) or from the reset count (MCU awakened by a reset).



Output compare

In this section, the index, *i*, may be 1 or 2 because there are two output compare functions in the 16-bit timer.

This function can be used to control an output waveform or indicate when a period of time has elapsed.

When a match is found between the Output Compare register and the free running counter, the output compare function:

- Assigns pins with a programmable value if the OC/E bit is set
- Sets a flag in the status register
- Generates an interrupt if enabled

Two 16-bit registers Output Compare register 1 (OC1R) and Output Compare register 2 (OC2R) contain the value to be compared to the counter register each timer clock cycle.

Table 27. Output compare byte distribution

Register	MS byte	LS byte
OCiR	OC <i>i</i> HR	OC <i>i</i> LR

These registers are readable and witable and are not affected by the timer hardware. A reset event changes the OC_iR value to 8000h.

Timing resolution is one count of the free running counter: (f_{CPU}/CC[1:0]).

Procedure

To use the Output Compare function, select the following in the CR2 register:

- Set the OC*i*E bit if an output is needed then the OCMP*i* pin is dedicated to the output compare *i* signal.
- Select the timer clock (CC[1:0]) (see *Table 32*).

And select the following in the CR1 register:

- Select the OLVL*i* bit to applied to the OCMP*i* pins after the match occurs.
- Set the OCIE bit to generate an interrupt if it is needed.

When a match is found between OCRi register and CR register:

- OCF*i* bit is set
- The OCMP*i* pin takes OLVL*i* bit value (OCMP*i* pin latch is forced low during reset)
- A timer interrupt is generated if the OCIE bit is set in the CR1 register and the I bit is cleared in the CC register (CC).

The OC_iR register value required for a specific timing application can be calculated using the following formula:

$$\Delta \text{ OC}i\text{R} = \frac{\Delta t * f_{\text{CPU}}}{\text{PRESC}}$$

Where:

 Δt = Output compare period (in seconds) f_{CPU} = CPU clock frequency (in hertz) PRESC = Timer prescaler factor (2, 4 or 8 depending on CC[1:0] bits; see *Table 32*)



Bit	Name	Function
6	OCF1	 Output Compare Flag 1 0: No match (reset value). 1: The content of the free running counter has matched the content of the OC1R register. To clear this bit, first read the SR register, then read or write the low byte of the OC1R (OC1LR) register.
5	TOF	 Timer Overflow Flag 0: No timer overflow (reset value). 1: The free running counter rolled over from FFFFh to 0000h. To clear this bit, first read the SR register, then read or write the low byte of the CR (CLR) register. <i>Note: Reading or writing the ACLR register does not clear TOF.</i>
4	ICF2	 Input Capture Flag 2 0: No input capture (reset value). 1: An Input Capture has occurred on the ICAP2 pin. To clear this bit, first read the SR register, then read or write the low byte of the IC2R (IC2LR) register.
3	OCF2	Output Compare Flag 2 0: No match (reset value). 1: The content of the free running counter has matched the content of the OC2R register. To clear this bit, first read the SR register, then read or write the low byte of the OC2R (OC2LR) register.
2	TIMD	 Timer Disable This bit is set and cleared by software. When set, it freezes the timer prescaler and counter and disabled the output functions (OCMP1 and OCMP2 pins) to reduce power consumption. Access to the timer registers is still available, allowing the timer configuration to be changed, or the counter reset, while it is disabled. 0: Timer enabled. 1: Timer prescaler, counter and outputs disabled.
1:0	-	Reserved, must be kept cleared.

 Table 33.
 CSR register description (continued)

Input capture 1 high register (IC1HR)

This is an 8-bit register that contains the high part of the counter value (transferred by the input capture 1 event).





Note: Resetting and setting the TE bit causes the data in the TDR register to be lost. Therefore the best time to toggle the TE bit is when the TDRE bit is set i.e. before writing the next byte in the SCIDR.

Receiver

The SCI can receive data words of either 8 or 9 bits. When the M bit is set, word length is 9 bits and the MSB is stored in the R8 bit in the SCICR1 register.

Character reception

During a SCI reception, data shifts in least significant bit first through the RDI pin. In this mode, the SCIDR register consists or a buffer (RDR) between the internal bus and the received shift register (see <Blue HT>Figure 38).

Procedure

- Select the M bit to define the word length.
- Select the desired baud rate using the SCIBRR and the SCIERPR registers.
- Set the RE bit, this enables the receiver which begins searching for a start bit.

When a character is received:

- The RDRF bit is set. It indicates that the content of the shift register is transferred to the RDR.
- An interrupt is generated if the RIE bit is set and the I bit is cleared in the CCR register.
- The error flags can be set if a frame error, noise or an overrun error has been detected during reception.

Clearing the RDRF bit is performed by the following software sequence done by:

- 1. An access to the SCISR register
- 2. A read to the SCIDR register

The RDRF bit must be cleared before the end of the reception of the next character to avoid an overrun error.

Break Character

When a break character is received, the SCI handles it as a framing error.

Idle Character

When a idle frame is detected, there is the same procedure as a data received character plus an interrupt if the ILIE bit is set and the I bit is cleared in the CCR register.

Overrun Error

An overrun error occurs when a character is received when RDRF has not been reset. Data can not be transferred from the shift register to the RDR register as long as the RDRF bit is not cleared.

When a overrun error occurs:

- The OR bit is set.
- The RDR content will not be lost.
- The shift register will be overwritten.
- An interrupt is generated if the RIE bit is set and the I bit is cleared in the CCR register.

The OR bit is reset by an access to the SCISR register followed by a SCIDR register read operation.



Parity control

Parity control (generation of parity bit in transmission and parity checking in reception) can be enabled by setting the PCE bit in the SCICR1 register. Depending on the frame length defined by the M bit, the possible SCI frame formats are as listed in *Table 35*.

Table 35.Frame formats

M bit	PCE bit	SCI frame		
0 0		SB 8 bit data STB		
0	1	SB 7-bit data PB STB		
1	0	SB 9-bit data STB		
1	1	SB 8-bit data PB STB		

Legend: SB = Start Bit, STB = Stop Bit, PB = Parity Bit

Note:

In case of wake up by an address mark, the MSB bit of the data is taken into account and not the parity bit

Even parity: the parity bit is calculated to obtain an even number of "1s" inside the frame made of the 7 or 8 LSB bits (depending on whether M is equal to 0 or 1) and the parity bit.

Ex: data=00110101; 4 bits set => parity bit will be 0 if even parity is selected (PS bit = 0).

Odd parity: the parity bit is calculated to obtain an odd number of "1s" inside the frame made of the 7 or 8 LSB bits (depending on whether M is equal to 0 or 1) and the parity bit.

Ex: data=00110101; 4 bits set => parity bit will be 1 if odd parity is selected (PS bit = 1).

Transmission mode: If the PCE bit is set then the MSB bit of the data written in the data register is not transmitted but is changed by the parity bit.

Reception mode: If the PCE bit is set then the interface checks if the received data byte has an even number of "1s" if even parity is selected (PS=0) or an odd number of "1s" if odd parity is selected (PS=1). If the parity check fails, the PE flag is set in the SCISR register and an interrupt is generated if PIE is set in the SCICR1 register.

SCI clock tolerance

During reception, each bit is sampled 16 times. The majority of the 8th, 9th and 10th samples is considered as the bit value. For a valid bit detection, all the three samples should have the same value otherwise the noise flag (NF) is set. For example: if the 8th, 9th and 10th samples are 0, 1 and 1 respectively, then the bit value will be "1", but the Noise Flag bit is be set because the three samples values are not the same.

Consequently, the bit length must be long enough so that the 8th, 9th and 10th samples have the desired bit value. This means the clock frequency should not vary more than 6/16 (37.5%) within one bit. The sampling clock is resynchronized at each start bit, so that when receiving 10 bits (one start bit, 1 data byte, 1 stop bit), the clock deviation must not exceed 3.75%.

Note:

The internal sampling clock of the microcontroller samples the pin value on every falling edge. Therefore, the internal sampling clock and the time the application expects the sampling to take place may be out of sync. For example: If the baud rate is 15.625 kbaud (bit length is 64 μ s), then the 8th, 9th and 10th samples will be at 28 μ s, 32 μ s & 36 μ s respectively (the first sample starting ideally at 0 μ s). But if the falling edge of the internal



Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
22	SCIBRR	SCP1	SCP0	SCT2	SCT1	SCT0	SCR2	SCR1	SCR0
22	Reset Value	0	0	х	х	х	х	х	х
00	SCICR1	R8	T8	SCID	М	WAKE	PCE	PS	PIE
23	Reset Value	х	х	0	х	x	0	0	0
04	SCICR2	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
24	Reset Value	0	0	0	0	0	0	0	0

Table 42. SCI register map and reset values



Figure 41. USB block diagram



14.4 Register description

14.4.1 DMA address register (DMAR)

DMAR Reset value: undefined (xx									
7	6	5	4	3	2	1	0		
DA15	DA14	DA13	DA12	DA11	DA10	DA9	DA8		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

Bits 7:0=DA[15:8] DMA address bits 15-8.

Software must write the start address of the DMA memory area whose most significant bits are given by DA15-DA6. The remaining 6 address bits are set by hardware. See the description of the IDR register and *Figure 42*.

14.4.2 Interrupt/DMA register (IDR)

IDR					Reset	value: xxxx	0000 (x0h)	
7	6	5	4	3	2	1	0	
DA7	DA6	EP1	EP0	CNT3	CNT2	CNT1	CNT0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bits 7:6 = **DA[7:6]** *DMA* address bits 7-6.

Software must reset these bits. See the description of the DMAR register and Figure 42.

Bits 5:4 = **EP[1:0]** *Endpoint number* (read-only). These bits identify the endpoint which required attention. 00: Endpoint 0

01: Endpoint 1

10: Endpoint 2



14.4.7 Device address register (DADDR)

DADDR					Reset	value: 0000	0000 (00h)
7	6	5	4	3	2	1	0
0	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
R/W	R/W	R/W	R/W	B/W	B/W	R/W	B/W

Bit 7 = Reserved. Forced by hardware to 0.

Bits 6:0 = **ADD[6:0]** *Device address, 7 bits.*

Software must write into this register the address sent by the host during enumeration.

Note: This register is also reset when a USB reset is received from the USB bus or forced through bit FRES in the CTLR register.

14.4.8 Endpoint n register A (EPnRA)

EPnRA					Reset	value: 0000	xxxx (0xh)
7	6	5	4	3	2	1	0
ST_ OUT	DTOG _TX	STAT _TX1	STAT _TX0	TBC3	TBC2	TBC1	TBC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

These registers (**EP0RA**, **EP1RA** and **EP2RA**) are used for controlling data transmission. They are also reset by the USB bus reset.

Note: Endpoint 2 and the EP2RA register are not available on some devices (see device feature list and register map).

Bit 7 = **ST_OUT** *Status out.*

This bit is set by software to indicate that a status out packet is expected: in this case, all nonzero OUT data transfers on the endpoint are STALLed instead of being ACKed. When ST_OUT is reset, OUT transactions can have any number of bytes, as needed.

Bit 6 = **DTOG_TX** Data Toggle, for transmission transfers.

It contains the required value of the toggle bit (0=DATA0, 1=DATA1) for the next transmitted data packet. This bit is set by hardware at the reception of a SETUP PID. DTOG_TX toggles only when the transmitter has received the ACK signal from the USB host. DTOG_TX and also DTOG_RX (see EPnRB) are normally updated by hardware, at the receipt of a relevant PID. They can be also written by software.

Bits 5:4 = **STAT_TX[1:0]** *Status bits, for transmission transfers.* These bits contain the information about the endpoint status, which are listed below:



15 Instruction set

15.1 ST7 addressing modes

The ST7 Core features 17 different addressing modes which can be classified in 7 main groups:

Addressing mode	Example
Inherent	nop
Immediate	ld A,#\$55
Direct	ld A,\$55
Indexed	ld A,(\$55,X)
Indirect	ld A,([\$55],X)
Relative	jrne loop
Bit operation	bset byte,#5

Table 47.Addressing mode groups

The ST7 Instruction set is designed to minimize the number of bytes required per instruction: To do so, most of the addressing modes may be subdivided in two sub-modes called long and short:

- Long addressing mode is more powerful because it can use the full 64 Kbyte address space, however it uses more bytes and more CPU cycles.
- Short addressing mode is less powerful because it can generally only access page zero (0000h - 00FFh range), but the instruction size is more compact, and faster. All memory to memory instructions use short addressing modes only (CLR, CPL, NEG, BSET, BRES, BTJT, BTJF, INC, DEC, RLC, RRC, SLL, SRL, SRA, SWAP)

The ST7 Assembler optimizes the use of long and short addressing modes.

	Mode		Syntax	Destination/ source	Pointer address	Pointer size	Length (bytes)
Inherent			nop				+ 0
Immediate			ld A,#\$55				+ 1
Short	Direct		ld A,\$10	00FF			+ 1
Long	Direct		ld A,\$1000	0000FFFF			+ 2
No Offset	Direct	Indexed	ld A,(X)	00FF			+ 0 (with X register) + 1 (with Y register)
Short	Direct	Indexed	ld A,(\$10,X)	001FE			+ 1
Long	Direct	Indexed	ld A,(\$1000,X)	0000FFFF			+ 2
Short	Indirect		ld A,[\$10]	00FF	00FF	byte	+ 2
Long	Indirect		ld A,[\$10.w]	0000FFFF	00FF	word	+ 2

Table 48. ST7 addressing mode overview



16.2 Absolute maximum ratings

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Maximum value Uni	
V _{DD} - V _{SS}	Supply voltage	6.0	
V (1) & (2)	Input voltage on true open drain pins	$V_{\mbox{\tiny SS}}\mbox{-}0.3$ to 6.0	V
VIN Y	Input voltage on any other pin	$V_{\rm SS}$ -0.3 to $V_{\rm DD}$ +0.3	
V _{ESD(HBM)}	Electro-static discharge voltage (Human Body Model) See "Ab ratings (ele on		aximum ensitivity)" Ə.

Table 55. Voltage characteristics

 Directly connecting the RESET and I/O pins to V_{DD} or V_{SS} could damage the device if an unintentional internal reset is generated or an unexpected change of the I/O configuration occurs (for example, due to a corrupted program counter). To guarantee safe operation, this connection has to be done through a pull-up or pull-down resistor (typical: 4.7kΩ for RESET, 10kΩ for I/Os). Unused I/O pins must be tied in the same way to V_{DD} or V_{SS} according to their reset configuration.

Symbol	Ratings	Maximum value	Unit
I _{VDD}	Total current into V_{DD} power lines (source) $^{(1)}$	80	
I _{VSS}	Total current out of V_{SS} ground lines (sink) $^{(1)}$	80	
	Output current sunk by any standard I/O and control pin	25	
I _{IO}	Output current sunk by any high sink I/O pin	50	
	Output current source by any I/Os and control pin	- 25	m 4
	Injected current on V _{PP} pin	± 5	ША
I _{INJ(PIN)} ⁽²⁾	Injected current on RESET pin	± 5	
	Injected current on OSCIN and OSCOUT pins	± 5	
	Injected current on any other pin (3) & (4)	± 5	
$\Sigma I_{\rm INJ(PIN)}^{(2)}$	(PIN) ⁽²⁾ Total injected current (sum of all I/O and control pins) ⁽³⁾		
I _{INJ(PIN)} ⁽²⁾	Negative injected current to PB0(10mA) pin	- 80	μA

 Table 56.
 Current characteristics

1. All power (V_{DD}) and ground (V_{SS}) lines must always be connected to the external supply.

2. I_{INJ(PIN)} must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN}>V_{DD} while a negative injection is induced by V_{IN}<V_{SS}. For true open-drain pads, there is no positive injection current, and the corresponding V_{IN} maximum must always be respected

3. When several inputs are submitted to a current injection, the maximum Σl_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterization with Σl_{INJ(PIN)} maximum current injection on four I/O port pins of the device.

4. True open drain I/O port pins do not accept positive injection.



16.3.2 Operating conditions with low voltage detector (LVD)

Subject to general operating conditions for V_{DD}, f_{CPU}, and T_A. Refer to *Figure 9 on page 26*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IT+}	Low Voltage Reset Threshold (V _{DD} rising)	V _{DD} Max. Variation 50 V/ms	3.4	3.7	4.0	V
V _{IT-}	Low Voltage Reset Threshold (V _{DD} falling)	V _{DD} Max. Variation 50 V/ms	3.2	3.5	3.8	V
V _{hyst}	Hysteresis (V _{IT+} - V _{IT-}) ⁽¹⁾		100	175	220	mV
Vt _{POR}	V_{DD} rise time rate $^{(2)}$		0.5		50	V/m s

 Table 59.
 Operating conditions at power-up/power-down

1. Guaranteed by characterization - not tested in production

2. The V_{DD} rise time rate condition is needed to insure a correct device power-on and LVD reset. Not tested in production.

16.4 Supply current characteristics

The following current consumption specified for the ST7 functional operating modes over temperature range does not take into account the clock source current consumption. To get the total device consumption, the two current values must be added (except for Halt mode for which the clock is stopped).

Table 60. Supply	current consumption
------------------	---------------------

Symbol	Parameter	Conditions			Max	Unit
$\Delta I_{\text{DD}(\Delta \text{Ta})}$	Supply current variation vs. temperature	Constant V _{DD} and f _{CPU}			10 ⁽¹⁾	%
	CPU BUN mode	I/Os in input mode	f _{CPU} = 4 MHz	7.5	9 (2)(1)	mΔ
			f _{CPU} = 8 MHz	10.5	13 ⁽²⁾	1117
I _{DD}	CPU WAIT mode		f _{CPU} = 4 MHz	6	8 ⁽¹⁾	m 4
			f _{CPU} = 8 MHz	8.5	11 ⁽²⁾	ШA
	CPU HALT mode ⁽³⁾	LVD disabled		25	40 ⁽¹⁾	μA
	LISB Suspend mode ⁽⁴⁾	LVD disabled		100	120	
		LVD enabled	230		μΑ	

1. Not tested in production, guaranteed by characterization.

2. Oscillator and watchdog running. All others peripherals disabled.

3. USB Transceiver is powered down.

CPU in Halt mode. Current consumption of external pull-up (1.5 Kohms to USBVCC) and pull-down (15 Kohms to V_{SSA}) not included.



Figure 52. Typ. I_{PU} vs. V_{DD}









18 Device configuration and ordering information

Each device is available for production in user programmable versions (High Density FLASH) as well as in factory coded versions (FASTROM).

ST72P60 devices are Factory Advanced Service Technique ROM (FASTROM) versions: they are factory programmed FLASH devices.

ST72F60 FLASH devices are shipped to customers with a default content (FFh).

This implies that FLASH devices have to be configured by the customer using the Option Byte while the FASTROM devices are factory-configured.

18.1 Option byte

The Option Byte allows the hardware configuration of the microcontroller to be selected.

The Option Byte has no address in the memory map and can be accessed only in programming mode using a standard ST7 programming tool. The default contents of the FLASH is fixed to F7h. This means that all the options have "1" as their default value, except LVD.

Table 77. Flash option byte

7					0
	 WDG SW	WD HALT	LVD	 OSC 24/12	FMP_R

OPT 7:6 = Reserved.

OPT 5 = WDGSW Hardware or Software Watchdog

This option bit selects the watchdog type.

0: Hardware enabled

1: Software enabled

OPT 4 = **WDHALT** Watchdog and HALT mode

This option bit determines if a RESET is generated when entering HALT mode while the Watchdog is active.

0: No Reset generation when entering Halt mode

1: Reset generation when entering Halt mode

OPT 3 = **LVD** Low Voltage Detector selection This option bit selects the LVD. 0: LVD enabled 1: LVD disabled

OPT 2 = Reserved.

OPT 1 = **OSC24/12** Oscillator Selection This option bit selects the clock divider used to drive the USB interface at 6 MHz.

0: 24 MHz oscillator

1: 12 Mhz oscillator

OPT 0 = **FMP_R** Flash memory readout protection This option indicates if the user flash memory is protected against readout. readout protection, when selected, provides a protection against Program Memory content



Three types of development tool are offered by ST see *Table 79* and *Table 80* for more details.

	In-Circuit Emulation	Programming capability ⁽¹⁾	Software Included
ST7 Emulator	Yes, powerful emulation features including trace/ logic analyzer	No	ST7 CD ROM with: ST7 Assembly toolchain STVD7 powerful Source Level Debugger for Win 3.1,
ST7 Programming Board	No	Yes (All packages)	Win 9x and NT C compiler demo versions Windows Programming Tools for Win 3.1, Win 9x and NT

Table 79. STMicroelectronics tools features

1. In-Circuit Programming (ICP) interface for FLASH devices.

Table 80. Dedicated STMicroelectronics development tools

Supported products	Evaluation board	ST7 emulator	ST7 programming board
ST7260	ST7MDTULS-EVAL	ST7MDTU3-EMU3	ST7MDTU3-EPB ⁽¹⁾

1. Add Suffix /EU or /US for the power supply for your region.

