



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	HC08
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	LED, LVD, POR, PWM
Number of I/O	23
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.3V
Data Converters	A/D 12x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc68hc908jl3ecfa

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



List of Chapters



Table 0	i Contents	
13.7.1	Wait Mode	126
13.7.2	Stop Mode	126
13.8	COP Module During Break Mode	126
	Chapter 14	
	Low Voltage Inhibit (LVI)	
14.1	Introduction	127
14.2	Features	
14.3	Functional Description	
14.4	LVI Control Register (CONFIG2/CONFIG1)	
14.5	Low-Power Modes	128
14.5.1	Wait Mode	
14.5.2	Stop Mode	128
	Chapter 15	
	Break Module (BREAK)	
15.1	Introduction	129
15.2	Features	129
15.3	Functional Description	
15.3.1	Flag Protection During Break Interrupts	
15.3.2 15.3.3	J 1	
15.3.4		
15.4	Break Module Registers	
15.4.1	Break Status and Control Register (BRKSCR)	
15.4.2		
15.4.3 15.4.4	3	
15.4.4	Break Flag Control Register (BFCR)	
15.5.1	Wait Mode	
15.5.2		
	01 1 10	
	Chapter 16 Electrical Specifications	
16.1	Introduction	135
16.2	Absolute Maximum Ratings	
16.3	Functional Operating Range	
16.4	Thermal Characteristics	
16.5	5V DC Electrical Characteristics	137
16.6	5V Control Timing	138
16.7	5V Oscillator Characteristics	139
16.8	3V DC Electrical Characteristics	140
16.9	3V Control Timing	141
16.10	3V Oscillator Characteristics	142
16.11	Typical Supply Currents	143

MC68HC908JL3E Family Data Sheet, Rev. 4

12 Freescale Semiconductor



Chapter 1 General Description

1.1 Introduction

The MC68H(R)C908JL3E is a member of the low-cost, high-performance M68HC08 Family of 8-bit microcontroller units (MCUs). The M68HC08 Family is based on the customer-specified integrated circuit (CSIC) design strategy. All MCUs in the family use the enhanced M68HC08 central processor unit (CPU08) and are available with a variety of modules, memory sizes and types, and package types.

A list of MC68H(R)C908JL3E device variations is shown in Table 1-1.

Table 1-1. Summary of Device Variations

Device Type	Operating Voltage	LVI	ADC	Oscillator Option	Memory	Pin Count	Device			
					4 006 byton Flank	28	MC68HC908JL3E			
				XTAL	4,096 bytes Flash	20	MC68HC908JK3E			
Flash	21/ 51/	Yes	Yes		1,536 bytes Flash	20	MC68HC908JK1E			
Flasii	3V, 5V	res	res		4 006 bytes Flesh	28	MC68HRC908JL3E			
				RC	4,096 bytes Flash	20	MC68HRC908JK3E			
						1,536 bytes Flash	20	MC68HRC908JK1E		
					4,096 bytes Flash	28	MC68HLC908JL3E			
Low Voltage Flash ⁽¹⁾	2.2 to 5.5 V	No	Yes	Yes	XTAL	XTAL	XTAL	4,096 bytes Flasii	20	MC68HLC908JK3E
					1,536 bytes Flash	20	MC68HLC908JK1E			
				XTAL		28	MC68HC08JL3E			
ROM ⁽²⁾	3V, 5V	Yes	Yes	A IAL	4,096 bytes ROM	20	MC68HC08JK3E			
ROM\-/	3 V, 5 V	162	res	RC	4,090 bytes hold	28	MC68HRC08JL3E			
				no		20	MC68HRC08JK3E			
Flash,	21/ 51/	Yes	No	XTAL	4 006 bytes Flash	28	MC68HC908KL3E			
ADC-less ⁽³⁾	3V, 5V	162	INO	A IAL	4,096 bytes Flash	20	MC68HC908KK3E			

^{1.} Low-voltage Flash devices are documented in Appendix A MC68HLC908JL3E/JK3E/JK1E.

All references to the MC68H(R)C908JL3E in this data book apply equally to the MC68H(R)C908JK3E and MC68H(R)C908JK1E, unless otherwise stated.

^{2.} ROM devices are documented in Appendix B MC68H(R)C08JL3E/JK3E.

^{3.} Flash, ADC-less devices are documented in Appendix C MC68HC908KL3E/KK3E.



Memory

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
		Read:	0	IF5	IF4	IF3	0	IF1	0	0
\$FE04 Interrupt Status Register 1	Write:	R	R	R	R	R	R	R	R	
	(INT1)		0	0	0	0	0	0	0	0
		Read:	IF14	0	0	0	0	0	0	0
\$FE05 Interrupt Status Register 2	Write:	R	R	R	R	R	R	R	R	
	(INT2)	Reset:	0	0	0	0	0	0	0	0
	lata annual Otatua Daniatan O	Read:	0	0	0	0	0	0	0	IF15
\$FE06	Interrupt Status Register 3 (INT3)	Write:	R	R	R	R	R	R	R	R
	(11110)	Reset:	0	0	0	0	0	0	0	0
\$FE07	Reserved	Read: Write:	R	R	R	R	R	R	R	R
		ſ		1	1	1	1	T	1	
	Flash Control Register	Read:	0	0	0	0	HVEN	MASS	ERASE	PGM
\$FE08	(FLCR)	Write:								
	,	Reset:	0	0	0	0	0	0	0	0
\$FE09	Flash Block Protect Register (FLBPR)	Read: Write:	BPR7	BPR6	BPR5	BPR4	BPR3	BPR2	BPR1	BPR0
	riogiotor (r EBI Tt)	Reset:	0	0	0	0	0	0	0	0
\$FE0A ↓	Reserved	Read: Write:	R	R	R	R	R	R	R	R
\$FE0B		,		•	•	•	•		•	
\$FE0C	Break Address High Register (BRKH)	Read: Write:	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
	riegister (Driitir)	Reset:	0	0	0	0	0	0	0	0
\$FE0D	Break Address Low Register (BRKL)	Read: Write:	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	riegister (Dritte)	Reset:	0	0	0	0	0	0	0	0
\$FE0E	Break Status and Control	Read: Write:	BRKE	BRKA	0	0	0	0	0	0
	Register (BRKSCR)	Reset:	0	0	0	0	0	0	0	0
	COP Control Register	Read:				-	reset vector			
\$FFFF	(COPCTL)	Write:			Writing		counter (any	value)		
	·	Reset:		1		Unaffecte	d by reset	1 _		
				= Unimplem	nented		R	= Reserved		


Figure 2-2. Control, Status, and Data Registers (Sheet 4 of 4)



Memory



At the beginning of an interrupt, the CPU saves the CPU register contents on the stack and sets the interrupt mask (I bit) to prevent additional interrupts. At the end of an interrupt, the RTI instruction recovers the CPU register contents from the stack so that normal processing can resume. Figure 5-9 shows interrupt entry timing. Figure 5-10 shows interrupt recovery timing.






Figure 5-10. Interrupt Recovery

5.5.1.1 Hardware Interrupts

A hardware interrupt does not stop the current instruction. Processing of a hardware interrupt begins after completion of the current instruction. When the current instruction is complete, the SIM checks all pending hardware interrupts. If interrupts are not masked (I bit clear in the condition code register), and if the corresponding interrupt enable bit is set, the SIM proceeds with interrupt processing; otherwise, the next instruction is fetched and executed.

If more than one interrupt is pending at the end of an instruction execution, the highest priority interrupt is serviced first. Figure 5-11 demonstrates what happens when two interrupts are pending. If an interrupt is pending upon exit from the original interrupt service routine, the pending interrupt is serviced before the LDA instruction is executed.



Table	5-3	Interrupt	Sources
Iabic	J-U.	IIIICIIUDI	Jources

Priority	Source	Flag	MASK ⁽¹⁾	INT Register Flag	Vector Address
Highest	Reset		_		\$FFFE-\$FFFF
1	SWI Instruction	_	_	_	\$FFFC-\$FFFD
	ĪRQ Pin	IRQF	IMASK	IF1	\$FFFA-\$FFFB
	Timer Channel 0 Interrupt	CH0F	CH0IE	IF3	\$FFF6-\$FFF7
	Timer Channel 1 Interrupt	CH1F	CH1IE	IF4	\$FFF4-\$FFF5
	Timer Overflow Interrupt	TOF	TOIE	IF5	\$FFF2-\$FFF3
	Keyboard Interrupt	KEYF	IMASKK	IF14	\$FFE0-\$FFE1
Lowest	ADC Conversion Complete Interrupt	COCO	AIEN	IF15	\$FFDE-\$FFDF

^{1.} The I bit in the condition code register is a global mask for all interrupts sources except the SWI instruction.

5.5.2.1 Interrupt Status Register 1




Figure 5-12. Interrupt Status Register 1 (INT1)

IF1, IF3 to IF5 — Interrupt Flags

These flags indicate the presence of interrupt requests from the sources shown in Table 5-3.

- 1 = Interrupt request present
- 0 = No interrupt request present

Bit 0, 1, 3 and 7 — Always read 0

5.5.2.2 Interrupt Status Register 2




Figure 5-13. Interrupt Status Register 2 (INT2)

MC68HC908JL3E Family Data Sheet, Rev. 4



Input/Output (I/O) Ports




Figure 10-1. I/O Port Register Summary

Table 10-1. Port Control Register Bits Summary

Port Bit		222		Module Control				
Port	Bit	DDR	Module	Register	Control Bit	Pin		
Port A B	0	DDRA0			KBIE0	PTA0/KBI0		
	1	DDRA1			KBIE1	PTA1/KBI1		
	2	DDRA2	KBI	KDIED (#004D)	KBIE2	PTA2/KBI2		
٨	3	DDRA3	KBI	KBIER (\$001B)	KBIE3	PTA3/KBI3		
A	4	DDRA4			KBIE4	PTA4/KBI4		
	5	DDRA5			KBIE5	PTA5/KBI5		
	6	DDRA6	OSC KBI	PTAPUE (\$000D) KBIER (\$001B)	PTA6EN KBIE6	RCCLK/PTA6/KBI6 ⁽¹⁾		
	0	DDRB0		ADSCR (\$003C)	ADCHIA:01	PTB0/ADC0		
В	1	DDRB1	ADC			PTB1/ADC1		
	2	DDRB2				PTB2/ADC2		
	3	DDRB3				PTB3/ADC3		
	4	DDRB4			ADSCR (\$003C) ADCI	ADCH[4:0]	PTB4/ADC4	
	5	DDRB5				PTB5/ADC5		
	6	DDRB6				PTB6/ADC6		
	7	DDRB7				PTB7/ADC7		
	0	DDRD0				PTD0/ADC11		
	1	DDRD1	ADC	ADCCD (\$002C)	ADCH[4:0]	PTD1/ADC10		
B -	2	DDRD2	ADC	ADSCR (\$003C)	ADCH[4:0]	PTD2/ADC9		
D	3	DDRD3				PTD3/ADC8		
D	4	DDRD4	TIM	TSC0 (\$0025)	ELS0B:ELS0A	PTD4/TCH0		
	5	DDRD5	I IIVI	TSC1 (\$0028)	ELS1B:ELS1A	PTD5/TCH1		
D -	6	DDRD6	_	_	_	PTD6		
	7	DDRD7	_	_	_	PTD7		

RCCLK/PTA6/KBI6 pin is only available on MC68HRC908JL3E/JK3E/JK1E devices (RC option); PTAPUE register has priority control over the port pin. RCCLK/PTA6/KBI6 is the OSC2 pin on MC68HC908JL3E/JK3E/JK1E devices (X-TAL option).

MC68HC908JL3E Family Data Sheet, Rev. 4



Chapter 11 External Interrupt (IRQ)

11.1 Introduction

The IRQ (external interrupt) module provides a maskable interrupt input.

11.2 Features

Features of the IRQ module include the following:

- A dedicated external interrupt pin, IRQ
- IRQ interrupt control bits
- Hysteresis buffer
- · Programmable edge-only or edge and level interrupt sensitivity
- Automatic interrupt acknowledge
- Selectable internal pullup resistor

11.3 Functional Description

A logic zero applied to the external interrupt pin can latch a CPU interrupt request. Figure 11-1 shows the structure of the IRQ module.

Interrupt signals on the \overline{IRQ} pin are latched into the IRQ latch. An interrupt latch remains set until one of the following actions occurs:

- Vector fetch A vector fetch automatically generates an interrupt acknowledge signal that clears the IRQ latch.
- Software clear Software can clear the interrupt latch by writing to the acknowledge bit in the
 interrupt status and control register (INTSCR). Writing a one to the ACK bit clears the IRQ latch.
- Reset A reset automatically clears the interrupt latch.

The external interrupt pin is falling-edge-triggered and is software-configurable to be either falling-edge or falling-edge and low-level-triggered. The MODE bit in the INTSCR controls the triggering sensitivity of the IRQ pin.

When the interrupt pin is edge-triggered only, the CPU interrupt request remains set until a vector fetch, software clear, or reset occurs.

When the interrupt pin is both falling-edge and low-level-triggered, the CPU interrupt request remains set until both of the following occur:

- Vector fetch or software clear
- Return of the interrupt pin to logic one



Keyboard Interrupt Module (KBI)

12.4 Functional Description




Figure 12-2. Keyboard Interrupt Block Diagram

Writing to the KBIE6–KBIE0 bits in the keyboard interrupt enable register independently enables or disables each port A pin as a keyboard interrupt pin. Enabling a keyboard interrupt pin in port A also enables its internal pull-up device irrespective of PTAPUEx bits in the port A input pull-up enable register (see 10.2.3 Port A Input Pull-up Enable Register (PTAPUE)). A logic 0 applied to an enabled keyboard interrupt pin latches a keyboard interrupt request.

A keyboard interrupt is latched when one or more keyboard pins goes low after all were high. The MODEK bit in the keyboard status and control register controls the triggering mode of the keyboard interrupt.

- If the keyboard interrupt is edge-sensitive only, a falling edge on a keyboard pin does not latch an interrupt request if another keyboard pin is already low. To prevent losing an interrupt request on one pin because another pin is still low, software can disable the latter pin while it is low.
- If the keyboard interrupt is falling edge- and low level-sensitive, an interrupt request is present as long as any keyboard pin is low.

If the MODEK bit is set, the keyboard interrupt pins are both falling edge- and low level-sensitive, and both of the following actions must occur to clear a keyboard interrupt request:

- Vector fetch or software clear A vector fetch generates an interrupt acknowledge signal to clear the interrupt request. Software may generate the interrupt acknowledge signal by writing a 1 to the ACKK bit in the keyboard status and control register KBSCR. The ACKK bit is useful in applications that poll the keyboard interrupt pins and require software to clear the keyboard interrupt request. Writing to the ACKK bit prior to leaving an interrupt service routine can also prevent spurious interrupts due to noise. Setting ACKK does not affect subsequent transitions on the keyboard interrupt pins. A falling edge that occurs after writing to the ACKK bit latches another interrupt request. If the keyboard interrupt mask bit, IMASKK, is clear, the CPU loads the program counter with the vector address at locations \$FFE0 and \$FFE1.
- Return of all enabled keyboard interrupt pins to logic 1 As long as any enabled keyboard interrupt pin is at 0, the keyboard interrupt remains set.

MC68HC908JL3E Family Data Sheet, Rev. 4




Chapter 13 Computer Operating Properly (COP)

13.1 Introduction

The computer operating properly (COP) module contains a free-running counter that generates a reset if allowed to overflow. The COP module helps software recover from runaway code. Prevent a COP reset by clearing the COP counter periodically. The COP module can be disabled through the COPD bit in the CONFIG1 register.

13.2 Functional Description

Figure 13-1 shows the structure of the COP module.



NOTE: See Chapter 5 System Integration Module (SIM) for more details.

Figure 13-1. COP Block Diagram

MC68HC908JL3E Family Data Sheet, Rev. 4



Low Voltage Inhibit (LVI)

14.4 LVI Control Register (CONFIG2/CONFIG1)

The LVI module is controlled by three bits in the configuration registers, CONFIG1 and CONFIG2.




Figure 14-2. Configuration Register 2 (CONFIG2)




Figure 14-3. Configuration Register 1 (CONFIG1)

LVID — Low Voltage Inhibit Disable Bit

- 1 = Low voltage inhibit disabled
- 0 = Low voltage inhibit enabled

LVIT1, LVIT0 — LVI Trip Voltage Selection

These two bits determine at which level of V_{DD} the LVI module will come into action. LVIT1 and LVIT0 are cleared by a Power-On Reset only.

LVIT1	LVIT0	Trip Voltage ⁽¹⁾	Comments
0	0	V _{LVR3} (2.4V)	For V _{DD} =3V operation
0	1	V _{LVR3} (2.4V)	For V _{DD} =3V operation
1	0	V _{LVR5} (4.0V)	For V _{DD} =5V operation
1	1	Reserved	

^{1.} See Chapter 16 Electrical Specifications for full parameters.

14.5 Low-Power Modes

The STOP and WAIT instructions put the MCU in low-power-consumption standby modes.

14.5.1 Wait Mode

The LVI module, when enabled, will continue to operate in WAIT Mode.

14.5.2 Stop Mode

The LVI module, when enabled, will continue to operate in STOP Mode.

MC68HC908JL3E Family Data Sheet, Rev. 4



Chapter 15 Break Module (BREAK)

15.1 Introduction

This section describes the break module. The break module can generate a break interrupt that stops normal program flow at a defined address to enter a background program.

15.2 Features

Features of the break module include the following:

- Accessible I/O registers during the break Interrupt
- CPU-generated break interrupts
- Software-generated break interrupts
- COP disabling during break interrupts

15.3 Functional Description

When the internal address bus matches the value written in the break address registers, the break module issues a breakpoint signal (BKPT) to the SIM. The SIM then causes the CPU to load the instruction register with a software interrupt instruction (SWI) after completion of the current CPU instruction. The program counter vectors to \$FFFC and \$FFFD (\$FEFC and \$FEFD in monitor mode).

The following events can cause a break interrupt to occur:

- A CPU-generated address (the address in the program counter) matches the contents of the break address registers.
- Software writes a one to the BRKA bit in the break status and control register.

When a CPU generated address matches the contents of the break address registers, the break interrupt begins after the CPU completes its current instruction. A return from interrupt instruction (RTI) in the break routine ends the break interrupt and returns the MCU to normal operation. Figure 15-1 shows the structure of the break module.




Figure 15-1. Break Module Block Diagram

MC68HC908JL3E Family Data Sheet, Rev. 4



Break Module (BREAK)

15.4.2 Break Address Registers

The break address registers contain the high and low bytes of the desired breakpoint address. Reset clears the break address registers.




Figure 15-4. Break Address Register High (BRKH)




Figure 15-5. Break Address Register Low (BRKL)

15.4.3 Break Status Register

The break status register contains a flag to indicate that a break caused an exit from wait mode.




Figure 15-6. Break Status Register (BSR)

SBSW — SIM Break Stop/Wait

SBSW can be read within the break state SWI routine. The user can modify the return address on the stack by subtracting one from it.

- 1 = Wait mode was exited by break interrupt
- 0 = Wait mode was not exited by break interrupt



Break Module (BREAK)

Electrical Specifications

16.8 3V DC Electrical Characteristics

Table 16-7. DC Electrical Characteristics (3 V)

Characteristic ⁽¹⁾	Symbol	Min	Typ ⁽²⁾	Max	Unit			
Output high voltage (I _{LOAD} = -1.0mA) PTA0-PTA6, PTB0-PTB7, PTD0-PTD7	V _{OH}	V _{DD} -0.4	_	_	V			
Output low voltage (I _{LOAD} = 0.8mA) PTA6, PTB0-PTB7, PTD0, PTD1, PTD4, PTD5	V _{OL}	_	_	0.4	٧			
Output low voltage (I _{LOAD} = 20 mA) PTD6, PTD7	V _{OL}	_	_	0.5	V			
LED drives (V _{OL} = 1.8V) PTA0–PTA5, PTD2, PTD3, PTD6, PTD7	I _{OL}	3	6	10	mA			
Input high voltage PTA0-PTA6, PTB0-PTB7, PTD0-PTD7, RST, IRQ, OSC1	V _{IH}	$0.7 \times V_{DD}$	_	V _{DD}	V			
Input low voltage PTA0-PTA6, PTB0-PTB7, PTD0-PTD7, RST, IRQ, OSC1	V _{IL}	V _{SS}	_	$0.3 \times V_{DD}$	V			
V_{DD} supply current, f_{OP} = 2MHz Run ⁽³⁾ MC68HC908JL3E/JK3E/JK1E MC68HRC908JL3E/JK3E/JK1E Wait ⁽⁴⁾ MC68HC908JL3E/JK3E/JK1E MC68HRC908JL3E/JK3E/JK1E Stop ⁽⁵⁾	I _{DD}	_ _ _ _	3 1.5 1.5 0.2	3.5 2 2 0.3	mA mA mA			
(-40°C to 85°C) MC68HC908JL3E/JK3E/JK1E MC68HRC908JL3E/JK3E/JK1E		_ _	1	5 5	μ Α μ Α			
Digital I/O ports Hi-Z leakage current	I _{IL}	_	_	± 10	μА			
Input current	I _{IN}	_	_	± 1	μА			
Capacitance Ports (as input or output)	C _{OUT} C _{IN}			12 8	pF			
POR rearm voltage ⁽⁶⁾	V _{POR}	0	_	100	mV			
POR rise time ramp rate ⁽⁷⁾	R _{POR}	0.035	_	_	V/ms			
Monitor mode entry voltage	V _{TST}	1.5 × V _{DD}	_	8.5	V			
Pullup resistors ⁽⁸⁾ PTD6, PTD7 RST, IRQ, PTA0–PTA6	R _{PU1} R _{PU2}	1.8 16	3.3 26	4.8 36	kΩ kΩ			

Table continued on next page



16.13 Memory Characteristics

Table 16-11. Memory Characteristics

Characteristic	Symbol	Min	Max	Unit
RAM data retention voltage	V _{RDR}	1.3	_	V
Flash program bus clock frequency	_	1	_	MHz
Flash read bus clock frequency	f _{Read} ⁽¹⁾	32k	8M	Hz
Flash page erase time	t _{Erase} ⁽²⁾	1	_	ms
Flash mass erase time	t _{MErase} (3)	4	_	ms
Flash PGM/ERASE to HVEN set up time	t _{nvs}	10	_	μS
Flash high-voltage hold time	t _{nvh}	5	_	μS
Flash high-voltage hold time (mass erase)	t _{nvh1}	100	_	μS
Flash program hold time	t _{pgs}	5	_	μS
Flash program time	t _{PROG}	30	40	μS
Flash return to read time	t _{rcv} ⁽⁴⁾	1	_	μS
Flash cumulative program hv period	t _{HV} ⁽⁵⁾	_	4	ms
Flash row erase endurance ⁽⁶⁾	_	10k	_	cycles
Flash row program endurance ⁽⁷⁾		10k		cycles
Flash data retention time ⁽⁸⁾	_	10	_	years

- 1. $f_{\mbox{\scriptsize Read}}$ is defined as the frequency range for which the Flash memory can be read.
- 2. If the page erase time is longer than t_{Erase} (Min), there is no erase-disturb, but it reduces the endurance of the Flash mem-
- 3. If the mass erase time is longer than t_{MErase} (Min), there is no erase-disturb, but it reduces the endurance of the Flash memory.
- 4. t_{rcv} is defined as the time it needs before the Flash can be read after turning off the high voltage charge pump, by clearing HVEN to 0.
- 5. tHV is defined as the cumulative high voltage programming time to the same row before next erase.
- t_{HV} must satisfy this condition: $t_{nvs} + t_{nvh} + t_{pgs} + (t_{PROG} \times 32) \le t_{HV}$ max. 6. The minimum row endurance value specifies each row of the Flash memory is guaranteed to work for at least this many erase / program cycles.
- 7. The minimum row endurance value specifies each row of the Flash memory is guaranteed to work for at least this many erase / program cycles.
- 8. The Flash is guaranteed to retain data over the entire operating temperature range for at least the minimum time specified.



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A AND B TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE INTER—LEAD FLASH OR PROTRUSIONS. INTER—LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.62 mm.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:	-	DOCUMENT NO): 98ASB42343B	REV: J
20LD SOIC W/B, 1.2 CASE OUTLIN	•	CASE NUMBER: 751D-07 23 MAR 2005		
CASE OUTEIN	<u> </u>	STANDARD: JE	IDEC MS-013AC	



A.5.2 DC Electrical Characteristics

Table A-2. DC Electrical Characteristics

Characteristic ⁽¹⁾	Symbol	Min	Typ ⁽²⁾	Max	Unit
Output high voltage (I _{LOAD} = -1.0mA) PTA0-PTA6, PTB0-PTB7, PTD0-PTD7	V _{OH}	V _{DD} -0.4	_	_	V
Output low voltage (I _{LOAD} = 0.8mA) PTA6, PTB0–PTB7, PTD0, PTD1, PTD4, PTD5	V _{OL}	_	_	0.4	V
Output low voltage (I _{LOAD} = 15mA) PTD6, PTD7	V _{OL}	_	_	0.5	V
Input high voltage PTA0-PTA6, PTB0-PTB7, PTD0-PTD7, RST, IRQ, OSC1	V _{IH}	$0.7 \times V_{DD}$	_	V _{DD}	V
Input low voltage PTA0-PTA6, PTB0-PTB7, PTD0-PTD7, RST, IRQ, OSC1	V _{IL}	V _{SS}	_	$0.2 \times V_{DD}$	V
V_{DD} supply current (V_{DD} = 2.4V, f_{OP} = 2MHz) Run ⁽³⁾ Wait ⁽⁴⁾ Stop ⁽⁵⁾ 0°C to 85°C	I _{DD}	_ _ _	2 1 1	3.5 1.5 3	mA mA μA
Digital I/O ports Hi-Z leakage current	I _{IL}	_	_	± 10	μΑ
Input current	I _{IN}	_	_	± 1	μА
Capacitance Ports (as input or output)	C _{OUT} C _{IN}		_	12 8	pF
POR rearm voltage ⁽⁶⁾	V _{POR}	0	_	100	mV
POR rise time ramp rate ⁽⁷⁾	R _{POR}	0.02	_	_	V/ms
Pullup resistors ⁽⁸⁾ PTD6, PTD7 RST, IRQ, PTA0-PTA6	R _{PU1} R _{PU2}	1.8 16	3.3 26	4.8 36	kΩ kΩ

- 1. V_{DD} = 2.4 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H , unless otherwise noted.
- 2. Typical values reflect average measurements at midpoint of voltage range, 25 °C only.
- 3. Run (operating) I_{DD} measured using external square wave clock source. All inputs 0.2 V from rail. No dc loads. Less than 100 pF on all outputs. $C_L = 20$ pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects run I_{DD} . Measured with all modules enabled.
- Wait I_{DD} measured using external square wave clock source; all inputs 0.2 V from rail; no dc loads; less than 100 pF on all outputs. C_L = 20 pF on OSC2; all ports configured as inputs; OSC2 capacitance linearly affects wait I_{DD}.
 STOP I_{DD} measured with OSC1 grounded, no port pins sourcing current. LVI is disabled.
 Maximum is highest voltage that POR is guaranteed.
 If minimum V_{DD} is not reached before the internal POR reset is released, RST must be driven low externally until minimum

- V_{DD} is reached.
- 8. R_{PU1} and R_{PU2} are measured at $V_{DD} = 5.0V$



A.5.6 Memory Characteristics

The Flash memory can only be read at an operating voltage of 2.2 to 5.5V. Program and erase are achieved at an operating voltage of 2.7 to 5.5 V. The program and erase parameters in Table A-6 are for $V_{DD} = 2.7 \text{ to } 5.5 \text{ V only.}$

Table A-6. Memory Characteristics

Characteristic	Symbol	Min	Max	Unit
RAM data retention voltage	V _{RDR}	1.3	_	V
Flash program bus clock frequency	_	1	_	MHz
Flash read bus clock frequency	f _{Read} ⁽¹⁾	32k	8M	Hz
Flash page erase time	t _{Erase} ⁽²⁾	1	_	ms
Flash mass erase time	t _{MErase} (3)	4	_	ms
Flash PGM/ERASE to HVEN set up time	t _{nvs}	10	_	μS
Flash high-voltage hold time	t _{nvh}	5	_	μS
Flash high-voltage hold time (mass erase)	t _{nvhl}	100	_	μS
Flash program hold time	t _{pgs}	5	_	μS
Flash program time	t _{PROG}	30	40	μS
Flash return to read time	t _{rcv} ⁽⁴⁾	1	_	μS
Flash cumulative program hv period	t _{HV} ⁽⁵⁾	_	4	ms
Flash row erase endurance ⁽⁶⁾	_	10k	_	cycles
Flash row program endurance ⁽⁷⁾	_	10k	_	cycles
Flash data retention time ⁽⁸⁾	_	10	_	years

- 1. $f_{\mbox{\scriptsize Read}}$ is defined as the frequency range for which the Flash memory can be read.
- 2. If the page erase time is longer than t_{Erase} (Min), there is no erase-disturb, but it reduces the endurance of the Flash mem-
- 3. If the mass erase time is longer than t_{MErase} (Min), there is no erase-disturb, but it reduces the endurance of the Flash
- 4. t_{rcv} is defined as the time it needs before the Flash can be read after turning off the high voltage charge pump, by clearing HVEN to 0.
- 5. t_{HV} is defined as the cumulative high voltage programming time to the same row before next erase.
- t_{HV} must satisfy this condition: $t_{nvs} + t_{nvh} + t_{pgs} + (t_{PROG} \times 32) \le t_{HV}$ max. 6. The minimum row endurance value specifies each row of the Flash memory is guaranteed to work for at least this many erase / program cycles.
- 7. The minimum row endurance value specifies each row of the Flash memory is guaranteed to work for at least this many erase / program cycles.
- 8. The Flash is guaranteed to retain data over the entire operating temperature range for at least the minimum time specified.

163