

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	HC08
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	LED, LVD, POR, PWM
Number of I/O	15
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 12x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc908jk3emdwe

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





# **List of Chapters**

\_\_\_\_\_

Chapter 1 General Description	
Chapter 2 Memory	
Chapter 3 Configuration Registers (CONFIG)	
Chapter 4 Central Processor Unit (CPU)	
Chapter 5 System Integration Module (SIM)	
Chapter 6 Oscillator (OSC)	67
Chapter 7 Monitor ROM (MON)	71
Chapter 8 Timer Interface Module (TIM)	
Chapter 9 Analog-to-Digital Converter (ADC)	
Chapter 10 Input/Output (I/O) Ports	103
Chapter 11 External Interrupt (IRQ)	113
Chapter 12 Keyboard Interrupt Module (KBI)	117
Chapter 13 Computer Operating Properly (COP)	123
Chapter 14 Low Voltage Inhibit (LVI)	127
Chapter 15 Break Module (BREAK)	129
Chapter 16 Electrical Specifications	135
Chapter 17 Mechanical Specifications	147
Chapter 18 Ordering Information	157
Appendix A MC68HLC908JL3E/JK3E/JK1E	159
Appendix B MC68H(R)C08JL3E/JK3E	165
Appendix C MC68HC908KL3E/KK3E	



#### **Central Processor Unit (CPU)**



Figure 4-1. CPU Registers

### 4.3.1 Accumulator

The accumulator is a general-purpose 8-bit register. The CPU uses the accumulator to hold operands and the results of arithmetic/logic operations.



Figure 4-2. Accumulator (A)

### 4.3.2 Index Register

The 16-bit index register allows indexed addressing of a 64-Kbyte memory space. H is the upper byte of the index register, and X is the lower byte. H:X is the concatenated 16-bit index register.

In the indexed addressing modes, the CPU uses the contents of the index register to determine the conditional address of the operand.

The index register can serve also as a temporary data storage location.



Figure 4-3. Index Register (H:X)





### 4.3.3 Stack Pointer

The stack pointer is a 16-bit register that contains the address of the next location on the stack. During a reset, the stack pointer is preset to \$00FF. The reset stack pointer (RSP) instruction sets the least significant byte to \$FF and does not affect the most significant byte. The stack pointer decrements as data is pushed onto the stack and increments as data is pulled from the stack.

In the stack pointer 8-bit offset and 16-bit offset addressing modes, the stack pointer can function as an index register to access data on the stack. The CPU uses the contents of the stack pointer to determine the conditional address of the operand.



Figure 4-4. Stack Pointer (SP)

#### NOTE

The location of the stack is arbitrary and may be relocated anywhere in random-access memory (RAM). Moving the SP out of page 0 (\$0000 to \$00FF) frees direct address (page 0) space. For correct operation, the stack pointer must point only to RAM locations.

### 4.3.4 Program Counter

The program counter is a 16-bit register that contains the address of the next instruction or operand to be fetched.

Normally, the program counter automatically increments to the next sequential memory location every time an instruction or operand is fetched. Jump, branch, and interrupt operations load the program counter with an address other than that of the next sequential location.

During reset, the program counter is loaded with the reset vector address located at \$FFFE and \$FFFF. The vector address is the address of the first instruction to be executed after exiting the reset state.



Figure 4-5. Program Counter (PC)



**Central Processor Unit (CPU)** 

Source				Effect on CCR					ess	de	and	S
Form	Operation	Description	v	н	1	N	z	С	Addre	Opco	Dpera	Cycle
PULA	Pull A from Stack	$SP \leftarrow (SP + 1); Pull (A)$	-	_	_	_	_	-	INH	86	<u> </u>	2
PULH	Pull H from Stack	$SP \leftarrow (SP + 1); Pull (H)$			-	-	-	-	INH	8A		2
PULX	Pull X from Stack	$SP \leftarrow (SP + 1); Pull (X)$	-	-	-	-	-	-	INH	88		2
ROL <i>opr</i> ROLA ROLX ROL <i>opr</i> ,X ROL ,X ROL <i>opr</i> ,SP	Rotate Left through Carry		t	_	-	ţ	ţ	ţ	DIR INH INH IX1 IX SP1	39 49 59 69 79 9E69	dd ff ff	4 1 4 3 5
ROR <i>opr</i> RORA RORX ROR <i>opr</i> ,X ROR ,X ROR <i>opr</i> ,SP	Rotate Right through Carry	b7 b0	ţ	_	_	ţ	ţ	ţ	DIR INH INH IX1 IX SP1	36 46 56 66 76 9E66	dd ff ff	4 1 4 3 5
RSP	Reset Stack Pointer	$SP \leftarrow \$FF$	-	-	-	-	-	-	INH	9C		1
RTI	Return from Interrupt	$SP \leftarrow (SP) + 1; Pull (CCR)$ $SP \leftarrow (SP) + 1; Pull (A)$ $SP \leftarrow (SP) + 1; Pull (X)$ $SP \leftarrow (SP) + 1; Pull (PCH)$ $SP \leftarrow (SP) + 1; Pull (PCL)$		t	ţ	ţ	ţ	ţ	INH	80		7
RTS	Return from Subroutine	$SP \leftarrow SP + 1$ ; Pull (PCH) $SP \leftarrow SP + 1$ ; Pull (PCL)	-	-	-	-	-	-	INH	81		4
SBC #opr SBC opr SBC opr SBC opr,X SBC opr,X SBC ,X SBC opr,SP SBC opr,SP	Subtract with Carry	$A \leftarrow (A) - (M) - (C)$	ţ	_	_	ţ	ţ	ţ	IMM DIR EXT IX2 IX1 IX SP1 SP2	A2 B2 C2 D2 E2 F2 9EE2 9ED2	ii dd hh II ee ff ff ff ee ff	23443245
SEC	Set Carry Bit	C ← 1	-	-	-	-	-	1	INH	99		1
SEI	Set Interrupt Mask	l ← 1	-	-	1	-	-	-	INH	9B		2
STA opr STA opr, STA opr,X STA opr,X STA ,X STA opr,SP STA opr,SP	Store A in M	M ← (A)		_	_	ţ	ţ	_	DIR EXT IX2 IX1 IX SP1 SP2	B7 C7 D7 E7 F7 9EE7 9ED7	dd hh II ee ff ff ee ff	3 4 4 3 2 4 5
STHX opr	Store H:X in M	$(M:M+1) \leftarrow (H:X)$	0	-	-	\$	\$	-	DIR	35	dd	4
STOP	Enable Interrupts, Stop Processing, Refer to MCU Documentation	I $\leftarrow$ 0; Stop Processing	-	-	0	-	-	-	INH	8E		1
STX opr STX opr STX opr,X STX opr,X STX,X STX opr,SP STX opr,SP	Store X in M	M ← (X)		_	_	ţ	ţ	_	DIR EXT IX2 IX1 IX SP1 SP2	BF CF DF EF FF 9EEF 9EDF	dd hh II ee ff ff ee ff	3 4 4 3 2 4 5
SUB #opr SUB opr SUB opr SUB opr;X SUB opr;X SUB opr;SP SUB opr;SP	Subtract	A ← (A) – (M)	ţ	_	_	ţ	ţ	ţ	IMM DIR EXT IX2 IX1 IX SP1 SP2	A0 B0 C0 D0 E0 F0 9EE0 9ED0	ii dd hh II ee ff ff ee ff	23443245

### Table 4-1. Instruction Set Summary (Sheet 5 of 6)





Description	Reads stack pointer
Operand	None
Data Returned	Returns stack pointer in high byte:low byte order
Opcode	\$0C
Command Sequence	
SENT TO MONITOR	READSP SP HIGH SP LOW X

#### Table 7-9. RUN (Run User Program) Command

Description	Executes RTI instruction
Operand	None
Data Returned	None
Opcode	\$28
Command Sequence	
SENT TO MONITOR	
ECHO ———	

## 7.4 Security

A security feature discourages unauthorized reading of Flash locations while in monitor mode. The host can bypass the security feature at monitor mode entry by sending eight security bytes that match the bytes at locations \$FFF6–\$FFFD. Locations \$FFF6–\$FFFD contain user-defined data.

#### NOTE

Do not leave locations \$FFF6-\$FFFD blank. For security reasons, program locations \$FFF6-\$FFFD even if they are not used for vectors.

During monitor mode entry, the MCU waits after the power-on reset for the host to send the eight security bytes on pin PTB0. If the received bytes match those at locations \$FFF6–\$FFFD, the host bypasses the security feature and can read all Flash locations and execute code from Flash. Security remains bypassed until a power-on reset occurs. If the reset was not a power-on reset, security remains bypassed and security code entry is not required. (See Figure 7-7.)



#### **Timer Interface Module (TIM)**

#### TOVx — Toggle-On-Overflow Bit

When channel x is an output compare channel, this read/write bit controls the behavior of the channel x output when the TIM counter overflows. When channel x is an input capture channel, TOVx has no effect. Reset clears the TOVx bit.

1 = Channel x pin toggles on TIM counter overflow.

0 = Channel x pin does not toggle on TIM counter overflow.

#### NOTE

When TOVx is set, a TIM counter overflow takes precedence over a channel x output compare if both occur at the same time.

#### CHxMAX — Channel x Maximum Duty Cycle Bit

When the TOVx bit is at one, setting the CHxMAX bit forces the duty cycle of buffered and unbuffered PWM signals to 100%. As Figure 8-8 shows, the CHxMAX bit takes effect in the cycle after it is set or cleared. The output stays at the 100% duty cycle level until the cycle after CHxMAX is cleared.



Figure 8-8. CHxMAX Latency





### 8.9.5 TIM Channel Registers (TCH0H/L:TCH1H/L)

These read/write registers contain the captured TIM counter value of the input capture function or the output compare value of the output compare function. The state of the TIM channel registers after reset is unknown.

In input capture mode (MSxB:MSxA = 0:0), reading the high byte of the TIM channel x registers (TCHxH) inhibits input captures until the low byte (TCHxL) is read.

In output compare mode (MSxB:MSxA  $\neq$  0:0), writing to the high byte of the TIM channel x registers (TCHxH) inhibits output compares until the low byte (TCHxL) is written.



Figure 8-9. TIM Channel Registers (TCH0H/L:TCH1H/L)



# 10.2 Port A

Port A is an 7-bit special function port that shares all seven of its pins with the keyboard interrupt (KBI) module (see Chapter 12 Keyboard Interrupt Module (KBI)). Each port A pin also has software configurable pull-up device if the corresponding port pin is configured as input port. PTA0 to PTA5 has direct LED drive capability.

#### NOTE

PTA0–PTA5 pins are available on MC68H(R)C908JL3E only. PTA6 pin is available on MC68HRC908JL3E/JK3E/JK1E only.

### 10.2.1 Port A Data Register (PTA)

The port A data register (PTA) contains a data latch for each of the seven port A pins.



= Unimplemented

### Figure 10-2. Port A Data Register (PTA)

#### PTA[6:0] — Port A Data Bits

These read/write bits are software programmable. Data direction of each port A pin is under the control of the corresponding bit in data direction register A. Reset has no effect on port A data.

### KBI[6:0] — Port A Keyboard Interrupts

The keyboard interrupt enable bits, KBIE[6:0], in the keyboard interrupt control register (KBIER) enable the port A pins as external interrupt pins, (see Chapter 12 Keyboard Interrupt Module (KBI)).





Figure 10-8. Port B I/O Circuit

When DDRBx is a 1, reading address \$0001 reads the PTBx data latch. When DDRBx is a 0, reading address \$0001 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. Table 10-3 summarizes the operation of the port B pins.

Table	10-3.	Port	<b>B</b> Pin	Functi	ons
IUDIC	10 0.	1 011		i unou	0113

	PTB Bit I/O Pin Mode		Accesses to DDRB	Accesses to PTB			
	11000		Read/Write	Read	Write		
0	X <sup>(1)</sup>	Input, Hi-Z <sup>(2)</sup>	DDRB[7:0]	Pin	PTB[7:0] <sup>(3)</sup>		
1	Х	Output	DDRB[7:0]	Pin	PTB[7:0]		

1. X = don't care.

2. Hi-Z = high impedance.

3. Writing affects data register, but does not affect the input.





### 12.5.2 Keyboard Interrupt Enable Register

The port-A keyboard interrupt enable register enables or disables each port-A pin to operate as a keyboard interrupt pin.



### Figure 12-4. Keyboard Interrupt Enable Register (KBIER)

### KBIE6–KBIE0 — Port-A Keyboard Interrupt Enable Bits

Each of these read/write bits enables the corresponding keyboard interrupt pin on port-A to latch interrupt requests. Reset clears the keyboard interrupt enable register.

1 = KBIx pin enabled as keyboard interrupt pin

0 = KBIx pin not enabled as keyboard interrupt pin

### 12.6 Low-Power Modes

The WAIT and STOP instructions put the MCU in low power-consumption standby modes.

### 12.6.1 Wait Mode

The keyboard modules remain active in wait mode. Clearing the IMASKK bit in the keyboard status and control register enables keyboard interrupt requests to bring the MCU out of wait mode.

### 12.6.2 Stop Mode

The keyboard module remains active in stop mode. Clearing the IMASKK bit in the keyboard status and control register enables keyboard interrupt requests to bring the MCU out of stop mode.

### 12.7 Keyboard Module During Break Interrupts

The system integration module (SIM) controls whether the keyboard interrupt latch can be cleared during the break state. The BCFE bit in the break flag control register (BFCR) enables software to clear status bits during the break state.

To allow software to clear the keyboard interrupt latch during a break interrupt, write a 1 to the BCFE bit. If a latch is cleared during the break state, it remains cleared when the MCU exits the break state.

To protect the latch during the break state, write a 0 to the BCFE bit. With BCFE at 0 (its default state), writing to the keyboard acknowledge bit (ACKK) in the keyboard status and control register during the break state has no effect.



### 13.3.7 COPRS (COP Rate Select)

The COPRS signal reflects the state of the COP rate select bit (COPRS) in the configuration register 1.



Figure 13-2. Configuration Register 1 (CONFIG1)

#### COPRS — COP Rate Select Bit

COPRS selects the COP timeout period. Reset clears COPRS.

- 1 = COP timeout period is 8176 × 20SCOUT cycles
- 0 = COP timeout period is 262,128 × 20SCOUT cycles

#### COPD — COP Disable Bit

COPD disables the COP module.

- 1 = COP module disabled
- 0 = COP module enabled

### **13.4 COP Control Register**

The COP control register is located at address \$FFFF and overlaps the reset vector. Writing any value to \$FFFF clears the COP counter and starts a new timeout period. Reading location \$FFFF returns the low byte of the reset vector.



Figure 13-3. COP Control Register (COPCTL)

### 13.5 Interrupts

The COP does not generate CPU interrupt requests.

### 13.6 Monitor Mode

The COP is disabled in monitor mode when V<sub>TST</sub> is present on the IRQ pin or on the RST pin.

### 13.7 Low-Power Modes

The WAIT and STOP instructions put the MCU in low-power consumption standby modes.

MC68HC908JL3E Family Data Sheet, Rev. 4



Break Module (BREAK)



**Electrical Specifications** 

# **16.3 Functional Operating Range**

### Table 16-2. Operating Range

Characteristic	Symbol	Va	lue	Unit
Operating temperature range	T <sub>A</sub>	-40 to +125	-40 to +85	°C
Operating voltage range	V <sub>DD</sub>	5 ±10%	3 ±10%	V

# **16.4 Thermal Characteristics**

#### **Table 16-3. Thermal Characteristics**

Characteristic	Symbol	Value	Unit
Thermal resistance			
20-pin PDIP		70	°C/W
20-pin SOIC	θ.,	70	°C/W
28-pin PDIP	VJA	70	°C/W
28-pin SOIC		70	°C/W
48-pin LQFP		80	°C/W
I/O pin power dissipation	P <sub>I/O</sub>	User determined	W
Power dissipation <sup>(1)</sup>	P <sub>D</sub>	$\begin{split} P_D &= (I_DD \times V_DD) + P_I/O = \\ & K/(T_J + 273 \ ^\circC) \end{split}$	W
Constant <sup>(2)</sup>	к	$P_{D} x (T_{A} + 273 \text{ °C}) + P_{D}^{2} \times \theta_{JA}$	W/∘C
Average junction temperature	TJ	$T_A + (P_D \times \theta_{JA})$	°C

Power dissipation is a function of temperature.
 K constant unique to the device. K can be determined for a known T<sub>A</sub> and measured P<sub>D</sub>. With this value of K, P<sub>D</sub> and T<sub>J</sub> can be determined for any value of T<sub>A</sub>.



Electrical Specifications

# 16.10 3V Oscillator Characteristics

	-	-	•	•	
Characteristic	Symbol	Min	Тур	Мах	Unit
Crystal frequency, XTALCLK	foscxclk	_	8	16	MHz
RC oscillator frequency, RCCLK	frcclk	2	8	12	MHz
External clock reference frequency <sup>(1)</sup>	foscxclk	dc	—	16	MHz
Crystal load capacitance <sup>(2)</sup>	CL	_	—	—	
Crystal fixed capacitance <sup>(2)</sup>	C <sub>1</sub>	_	$2 \times C_L$	—	
Crystal tuning capacitance <sup>(2)</sup>	C <sub>2</sub>	_	$2 \times C_L$	—	
Feedback bias resistor	R <sub>B</sub>	_	10 MΩ	—	
Series resistor <sup>(2), (3)</sup>	R <sub>S</sub>	_	—	—	
RC oscillator external R	R <sub>EXT</sub>		See Figure 1	6-2	
RC oscillator external C	C <sub>EXT</sub>	_	10	_	pF

### Table 16-9. Oscillator Component Specifications (3V)

1. No more than 10% duty cycle deviation from 50%.

2. Consult crystal vendor data sheet.

3. Not required for high frequency crystals.



Figure 16-2. RC vs. Frequency (3V @25°C)





© FREESCALE SEMICONDUCTOR, INC. All RIGHTS RESERVED.	MECHANICA	LOUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE:		DOCUMENT NO	): 98ASB42343B	REV: J
20LD SOIC W/B, 1. CASE-OUTLI	27 PIICH Ne	CASE NUMBER: 751D-07		23 MAR 2005
CASE OUTEI		STANDARD: JE	DEC MS-013AC	



### A.5.5 ADC Characteristics

Characteristic	Symbol	Min	Max	Unit	Comments
Supply voltage	V <sub>DDAD</sub>	2.2 (V <sub>DD</sub> min)	5.5 (V <sub>DD</sub> max)	V	
Input voltages	V <sub>ADIN</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V	
Resolution	B <sub>AD</sub>	8	8	Bits	
Absolute accuracy	A <sub>AD</sub>	$\pm 0.5$	±2	LSB	Includes quantization
ADC internal clock	f <sub>ADIC</sub>	0.5	1.048	MHz	t <sub>AIC</sub> = 1/f <sub>ADIC</sub> , tested only at 1 MHz
Conversion range	R <sub>AD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V	
Power-up time	t <sub>ADPU</sub>	14	—	t <sub>AIC</sub> cycles	
Conversion time	t <sub>ADC</sub>	14	15	t <sub>AIC</sub> cycles	
Sample time <sup>(1)</sup>	t <sub>ADS</sub>	5	—	t <sub>AIC</sub> cycles	
Zero input reading <sup>(2)</sup>	Z <sub>ADI</sub>	00	01	Hex	$V_{IN} = V_{SS}$
Full-scale reading <sup>(3)</sup>	F <sub>ADI</sub>	FE	FF	Hex	$V_{IN} = V_{DD}$
Input capacitance	C <sub>ADI</sub>	_	(20) 8	pF	Not tested
Input leakage <sup>(3)</sup> Port B/port D	—	_	± 1	μA	

### Table A-5. ADC Characteristics

1. Source impedances greater than 10 k $\Omega$  adversely affect internal RC charging time during input sampling.

2. Zero-input/full-scale reading requires sufficient decoupling measures for accurate conversions.

3. The external system error caused by input leakage current is approximately equal to the product of R source and input current.



### A.5.6 Memory Characteristics

The Flash memory can only be read at an operating voltage of 2.2 to 5.5V. Program and erase are achieved at an operating voltage of 2.7 to 5.5V. The program and erase parameters in Table A-6 are for  $V_{DD} = 2.7$  to 5.5V only.

Characteristic	Symbol	Min	Max	Unit
RAM data retention voltage	V <sub>RDR</sub>	1.3	_	V
Flash program bus clock frequency	_	1		MHz
Flash read bus clock frequency	f <sub>Read</sub> <sup>(1)</sup>	32k	8M	Hz
Flash page erase time	t <sub>Erase</sub> <sup>(2)</sup>	1		ms
Flash mass erase time	t <sub>MErase</sub> <sup>(3)</sup>	4		ms
Flash PGM/ERASE to HVEN set up time	t <sub>nvs</sub>	10		μs
Flash high-voltage hold time	t <sub>nvh</sub>	5	_	μs
Flash high-voltage hold time (mass erase)	t <sub>nvhl</sub>	100	_	μs
Flash program hold time	t <sub>pgs</sub>	5		μs
Flash program time	t <sub>PROG</sub>	30	40	μs
Flash return to read time	t <sub>rcv</sub> <sup>(4)</sup>	1	_	μs
Flash cumulative program hv period	t <sub>HV</sub> (5)	_	4	ms
Flash row erase endurance <sup>(6)</sup>	_	10k		cycles
Flash row program endurance <sup>(7)</sup>	_	10k	_	cycles
Flash data retention time <sup>(8)</sup>	—	10	—	years

#### **Table A-6. Memory Characteristics**

1. f<sub>Read</sub> is defined as the frequency range for which the Flash memory can be read.

- 2. If the page erase time is longer than t<sub>Erase</sub> (Min), there is no erase-disturb, but it reduces the endurance of the Flash memory.
- 3. If the mass erase time is longer than t<sub>MErase</sub> (Min), there is no erase-disturb, but it reduces the endurance of the Flash memory.
- 4. trcv is defined as the time it needs before the Flash can be read after turning off the high voltage charge pump, by clearing HVEN to 0.
- 5. t<sub>HV</sub> is defined as the cumulative high voltage programming time to the same row before next erase.

 $t_{HV}^{\prime}$  must satisfy this condition:  $t_{nvs} + t_{nvh} + t_{pgs} + (t_{PROG} \times 32) \le t_{HV}$  max. 6. The minimum row endurance value specifies each row of the Flash memory is guaranteed to work for at least this many erase / program cycles.

7. The minimum row endurance value specifies each row of the Flash memory is guaranteed to work for at least this many erase / program cycles.

8. The Flash is guaranteed to retain data over the entire operating temperature range for at least the minimum time specified.



# **B.7 Electrical Specifications**

Electrical specifications for the MC68H(R)C908JL3E/JK3E apply to the MC68H(R)C08JL3E/JK3E, except for the parameters indicated below.

### **B.7.1 DC Electrical Characteristics**

Characteristic <sup>(1)</sup>	Symbol	Min	Тур <sup>(2)</sup>	Max	Unit
V <sub>DD</sub> supply current, f <sub>OP</sub> = 4MHz Run <sup>(3)</sup>					
MC68HC08JL3E/JK3E		_	9	11	mA
MC68HRC08JL3E/JK3E Wait <sup>(4)</sup>		—	4.3	5	mA
MC68HC08JL3E/JK3E		—	5.5	6.5	mA
MC68HRC08JL3E/JK3E Stop <sup>(5)</sup>	I <sub>DD</sub>	—	0.8	1.5	mA
(-40°C to 85°C)					
MC68HC08JL3E/JK3E		—	1.8	5	μA
MC68HRC08JL3E/JK3E		_	1.8	5	μA
(−40°C to 125°C)					
MC68HC08JL3E/JK3E		—	5	10	μA
MC68HRC08JL3E/JK3E		—	5	10	μA
Pullup resistors <sup>(6)</sup>					
PTD6, PTD7	R <sub>PU1</sub>	1.8	4.3	4.8	kΩ
RST, IRQ, PTA0–PTA6	R <sub>PU2</sub>	16	31	36	kΩ

### Table B-2. DC Electrical Characteristics (5V)

1.  $V_{DD}$  = 4.5 to 5.5 Vdc,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ , unless otherwise noted.

2. Typical values reflect average measurements at midpoint of voltage range, 25 °C only.

3. Run (operating)  $I_{DD}$  measured using external square wave clock source ( $f_{OP} = 4MHz$ ). All inputs 0.2V from rail. No dc loads. Less than 100 pF on all outputs.  $C_L = 20$  pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects run  $I_{DD}$ . Measured with all modules enabled.

4. Wait  $I_{DD}$  measured using external square wave clock source ( $f_{OP} = 4$ MHz). All inputs 0.2V from rail. No dc loads. Less than 100 pF on all outputs.  $C_L = 20$  pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects wait  $I_{DD}$ . 5. Stop  $I_{DD}$  measured with OSC1 grounded; no port pins sourcing current. LVI is disabled.

6.  $R_{PU1}$  and  $R_{PU2}$  are measured at  $V_{DD} = 5.0$  V.



\_\_\_\_\_