

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	HC08
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	LED, LVD, POR, PWM
Number of I/O	14
Program Memory Size	1.5KB (1.5K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.3V
Data Converters	A/D 12x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcr908jk1ecdwe

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **List of Chapters**

\_\_\_\_\_

Chapter 1 General Description	
Chapter 2 Memory	
Chapter 3 Configuration Registers (CONFIG)	
Chapter 4 Central Processor Unit (CPU)	
Chapter 5 System Integration Module (SIM)	
Chapter 6 Oscillator (OSC)	67
Chapter 7 Monitor ROM (MON)	71
Chapter 8 Timer Interface Module (TIM)	
Chapter 9 Analog-to-Digital Converter (ADC)	
Chapter 10 Input/Output (I/O) Ports	103
Chapter 11 External Interrupt (IRQ)	113
Chapter 12 Keyboard Interrupt Module (KBI)	117
Chapter 13 Computer Operating Properly (COP)	123
Chapter 14 Low Voltage Inhibit (LVI)	127
Chapter 15 Break Module (BREAK)	129
Chapter 16 Electrical Specifications	135
Chapter 17 Mechanical Specifications	147
Chapter 18 Ordering Information	157
Appendix A MC68HLC908JL3E/JK3E/JK1E	159
Appendix B MC68H(R)C08JL3E/JK3E	165
Appendix C MC68HC908KL3E/KK3E	



#### System Integration Module (SIM)



Figure 5-7. POR Recovery

### 5.3.2.2 Computer Operating Properly (COP) Reset

An input to the SIM is reserved for the COP reset signal. The overflow of the COP counter causes an internal reset and sets the COP bit in the reset status register (RSR). The SIM actively pulls down the RST pin for all internal reset sources.

To prevent a COP module time-out, write any value to location \$FFFF. Writing to location \$FFFF clears the COP counter and stages 12 through 5 of the SIM counter. The SIM counter output, which occurs at least every 4080 2OSCOUT cycles, drives the COP counter. The COP should be serviced as soon as possible out of reset to guarantee the maximum amount of time before the first time-out.

The COP module is disabled if the  $\overline{\text{RST}}$  pin or the  $\overline{\text{IRQ}}$  pin is held at V<sub>TST</sub> while the MCU is in monitor mode. The COP module can be disabled only through combinational logic conditioned with the high voltage signal on the  $\overline{\text{RST}}$  or the  $\overline{\text{IRQ}}$  pin. This prevents the COP from becoming disabled as a result of external noise. During a break state, V<sub>TST</sub> on the  $\overline{\text{RST}}$  pin disables the COP module.

### 5.3.2.3 Illegal Opcode Reset

The SIM decodes signals from the CPU to detect illegal instructions. An illegal instruction sets the ILOP bit in the reset status register (RSR) and causes a reset.

If the stop enable bit, STOP, in the mask option register is zero, the SIM treats the STOP instruction as an illegal opcode and causes an illegal opcode reset. The SIM actively pulls down the  $\overline{\text{RST}}$  pin for all internal reset sources.

#### 5.3.2.4 Illegal Address Reset

An opcode fetch from an unmapped address generates an illegal address reset. The SIM verifies that the CPU is fetching an opcode prior to asserting the ILAD bit in the reset status register (RSR) and resetting the MCU. A data fetch from an unmapped address does not generate a reset. The SIM actively pulls down the RST pin for all internal reset sources.



#### System Integration Module (SIM)

Interrupts are latched, and arbitration is performed in the SIM at the start of interrupt processing. The arbitration result is a constant that the CPU uses to determine which vector to fetch. Once an interrupt is latched by the SIM, no other interrupt can take precedence, regardless of priority, until the latched interrupt is serviced (or the I bit is cleared).



Figure 5-8. Interrupt Processing

MC68HC908JL3E Family Data Sheet, Rev. 4



System Integration Module (SIM)

## 5.7.2 Reset Status Register (RSR)

The SRSR register contains flags that show the source of the last reset. The status register will automatically clear after reading SRSR. A power-on reset sets the POR bit and clears all other bits in the register. All other reset sources set the individual flag bits but do not clear the register. More than one reset source can be flagged at any time depending on the conditions at the time of the internal or external reset. For example, the POR and LVI bit can both be set if the power supply has a slow rise time.



### Figure 5-21. Reset Status Register (RSR)

### POR — Power-On Reset Bit

- 1 = Last reset caused by POR circuit
- 0 = Read of SRSR

### PIN — External Reset Bit

- 1 = Last reset caused by external reset pin (RST)
- 0 = POR or read of SRSR

### COP — Computer Operating Properly Reset Bit

- 1 = Last reset caused by COP counter
- 0 = POR or read of SRSR

#### ILOP — Illegal Opcode Reset Bit

- 1 = Last reset caused by an illegal opcode
- 0 = POR or read of SRSR

### ILAD — Illegal Address Reset Bit (opcode fetches only)

- 1 = Last reset caused by an opcode fetch from an illegal address
- 0 = POR or read of SRSR

### MODRST — Monitor Mode Entry Module Reset bit

- 1 = Last reset caused by monitor mode entry when vector locations FFFE and FFFF are FFF after POR while  $\overline{IRQ} = V_{DD}$
- 0 = POR or read of SRSR

### LVI — Low Voltage Inhibit Reset bit

- 1 = Last reset caused by LVI circuit
- 0 = POR or read of SRSR



#### Monitor ROM (MON)

Entering monitor mode with  $V_{TST}$  on  $\overline{IRQ}$ , the COP is disabled as long as  $V_{TST}$  is applied to either the  $\overline{IRQ}$  or the  $\overline{RST}$ . (See Chapter 5 System Integration Module (SIM) for more information on modes of operation.)

If entering monitor mode without high voltage on  $\overline{IRQ}$  and reset vector being blank (\$FFFE and \$FFFF) (Table 7-1 condition set 3, where applied voltage is  $V_{DD}$ ), then all port B pin requirements and conditions, including the PTB3 frequency divisor selection, are not in effect. This is to reduce circuit requirements when performing in-circuit programming.

Entering monitor mode with the reset vector being blank, the COP is always disabled regardless of the state of IRQ or the RST.

Figure 7-2. shows a simplified diagram of the monitor mode entry when the reset vector is blank and  $\overline{IRQ} = V_{DD}$ . An OSC1 frequency of 9.8304MHz is required for a baud rate of 9600.



Figure 7-2. Low-Voltage Monitor Mode Entry Flowchart

Enter monitor mode with the pin configuration shown above by pulling  $\overline{RST}$  low and then high. The rising edge of  $\overline{RST}$  latches monitor mode. Once monitor mode is latched, the values on the specified pins can change.

Once out of reset, the MCU waits for the host to send eight security bytes. (See 7.4 Security.) After the security bytes, the MCU sends a break signal (10 consecutive logic zeros) to the host, indicating that it is ready to receive a command. The break signal also provides a timing reference to allow the host to determine the necessary baud rate.

In monitor mode, the MCU uses different vectors for reset, SWI, and break interrupt. The alternate vectors are in the \$FE page instead of the \$FF page and allow code execution from the internal monitor firmware instead of user code.

Table 7-2 is a summary of the vector differences between user mode and monitor mode.

	Functions						
Modes	СОР	Reset Vector High	Reset Vector Low	Break Vector High	Break Vector Low	SWI Vector High	SWI Vector Low
User	Enabled	\$FFFE	\$FFFF	\$FFFC	\$FFFD	\$FFFC	\$FFFD
Monitor	Disabled <sup>(1)</sup>	\$FEFE	\$FEFF	\$FEFC	\$FEFD	\$FEFC	\$FEFD

 Table 7-2. Monitor Mode Vector Differences

1. If the high voltage ( $V_{TST}$ ) is removed from the  $\overline{IRQ}$  pin or the  $\overline{RST}$  pin, the SIM asserts its COP enable output. The COP is a mask option enabled or disabled by the COPD bit in the configuration register.

When the host computer has completed downloading code into the MCU RAM, the host then sends a RUN command, which executes an RTI, which sends control to the address on the stack pointer.

### 7.3.2 Baud Rate

The communication baud rate is dependent on oscillator frequency. The state of PTB3 also affects baud rate if entry to monitor mode is by  $\overline{IRQ} = V_{TST}$ . When PTB3 is high, the divide by ratio is 1024. If the PTB3 pin is at logic zero upon entry into monitor mode, the divide by ratio is 512.

Monitor Mode Entry By:	Input Clock Frequency	PTB3	Baud Rate
IRQ = V <sub>TST</sub>	4.9152 MHz	0	9600 bps
	9.8304 MHz	1	9600 bps
	4.9152 MHz	1	4800 bps
Blank reset vector,	9.8304 MHz	х	9600 bps
$\overline{IRQ} = V_{DD}$	4.9152 MHz	Х	4800 bps

Table 7-3. Monitor Baud Rate Selection



#### Monitor ROM (MON)



### Figure 7-7. Monitor Mode Entry Timing

Upon power-on reset, if the received bytes of the security code do not match the data at locations \$FFF6-\$FFFD, the host fails to bypass the security feature. The MCU remains in monitor mode, but reading a Flash location returns an invalid value and trying to execute code from Flash causes an illegal address reset. After receiving the eight security bytes from the host, the MCU transmits a break character, signifying that it is ready to receive a command.

#### NOTE

The MCU does not transmit a break character until after the host sends the eight security bytes.

To determine whether the security code entered is correct, check to see if bit 6 of RAM address \$80 is set. If it is, then the correct security code has been entered and Flash can be accessed.

If the security sequence fails, the device should be reset by a power-on reset and brought up in monitor mode to attempt another entry. After failing the security sequence, the Flash module can also be mass erased by executing an erase routine that was downloaded into internal RAM. The mass erase operation clears the security code locations so that all eight security bytes become \$FF (blank).



**Timer Interface Module (TIM)** 

### 8.4.1 TIM Counter Prescaler

The TIM clock source is one of the seven prescaler outputs. The prescaler generates seven clock rates from the internal bus clock. The prescaler select bits, PS[2:0], in the TIM status and control register (TSC) select the TIM clock source.

### 8.4.2 Input Capture

With the input capture function, the TIM can capture the time at which an external event occurs. When an active edge occurs on the pin of an input capture channel, the TIM latches the contents of the TIM counter into the TIM channel registers, TCHxH:TCHxL. The polarity of the active edge is programmable. Input captures can generate TIM CPU interrupt requests.

### 8.4.3 Output Compare

With the output compare function, the TIM can generate a periodic pulse with a programmable polarity, duration, and frequency. When the counter reaches the value in the registers of an output compare channel, the TIM can set, clear, or toggle the channel pin. Output compares can generate TIM CPU interrupt requests.

### 8.4.3.1 Unbuffered Output Compare

Any output compare channel can generate unbuffered output compare pulses as described in 8.4.3 Output Compare. The pulses are unbuffered because changing the output compare value requires writing the new value over the old value currently in the TIM channel registers.

An unsynchronized write to the TIM channel registers to change an output compare value could cause incorrect operation for up to two counter overflow periods. For example, writing a new value before the counter reaches the old value but after the counter reaches the new value prevents any compare during that counter overflow period. Also, using a TIM overflow interrupt routine to write a new, smaller output compare value may cause the compare to be missed. The TIM may pass the new value before it is written.

Use the following methods to synchronize unbuffered changes in the output compare value on channel x:

- When changing to a smaller value, enable channel x output compare interrupts and write the new value in the output compare interrupt routine. The output compare interrupt occurs at the end of the current output compare pulse. The interrupt routine has until the end of the counter overflow period to write the new value.
- When changing to a larger output compare value, enable TIM overflow interrupts and write the new
  value in the TIM overflow interrupt routine. The TIM overflow interrupt occurs at the end of the
  current counter overflow period. Writing a larger value in an output compare interrupt routine (at
  the end of the current pulse) could cause two output compares to occur in the same counter
  overflow period.

### 8.4.3.2 Buffered Output Compare

Channels 0 and 1 can be linked to form a buffered output compare channel whose output appears on the TCH0 pin. The TIM channel registers of the linked pair alternately control the output.

Setting the MS0B bit in TIM channel 0 status and control register (TSC0) links channel 0 and channel 1. The output compare value in the TIM channel 0 registers initially controls the output on the TCH0 pin. Writing to the TIM channel 1 registers enables the TIM channel 1 registers to synchronously control the output after the TIM overflows. At each subsequent overflow, the TIM channel registers (0 or 1) that



**Timer Interface Module (TIM)** 

### 8.4.4.1 Unbuffered PWM Signal Generation

Any output compare channel can generate unbuffered PWM pulses as described in 8.4.4 Pulse Width Modulation (PWM). The pulses are unbuffered because changing the pulse width requires writing the new pulse width value over the old value currently in the TIM channel registers.

An unsynchronized write to the TIM channel registers to change a pulse width value could cause incorrect operation for up to two PWM periods. For example, writing a new value before the counter reaches the old value but after the counter reaches the new value prevents any compare during that PWM period. Also, using a TIM overflow interrupt routine to write a new, smaller pulse width value may cause the compare to be missed. The TIM may pass the new value before it is written.

Use the following methods to synchronize unbuffered changes in the PWM pulse width on channel x:

- When changing to a shorter pulse width, enable channel x output compare interrupts and write the new value in the output compare interrupt routine. The output compare interrupt occurs at the end of the current pulse. The interrupt routine has until the end of the PWM period to write the new value.
- When changing to a longer pulse width, enable TIM overflow interrupts and write the new value in the TIM overflow interrupt routine. The TIM overflow interrupt occurs at the end of the current PWM period. Writing a larger value in an output compare interrupt routine (at the end of the current pulse) could cause two output compares to occur in the same PWM period.

#### NOTE

In PWM signal generation, do not program the PWM channel to toggle on output compare. Toggling on output compare prevents reliable 0% duty cycle generation and removes the ability of the channel to self-correct in the event of software error or noise. Toggling on output compare also can cause incorrect PWM signal generation when changing the PWM pulse width to a new, much larger value.

### 8.4.4.2 Buffered PWM Signal Generation

Channels 0 and 1 can be linked to form a buffered PWM channel whose output appears on the TCH0 pin. The TIM channel registers of the linked pair alternately control the pulse width of the output.

Setting the MS0B bit in TIM channel 0 status and control register (TSC0) links channel 0 and channel 1. The TIM channel 0 registers initially control the pulse width on the TCH0 pin. Writing to the TIM channel 1 registers enables the TIM channel 1 registers to synchronously control the pulse width at the beginning of the next PWM period. At each subsequent overflow, the TIM channel registers (0 or 1) that control the pulse width are the ones written to last. TSC0 controls and monitors the buffered PWM function, and TIM channel 1 status and control register (TSC1) is unused. While the MS0B bit is set, the channel 1 pin, TCH1, is available as a general-purpose I/O pin.

#### NOTE

In buffered PWM signal generation, do not write new pulse width values to the currently active channel registers. User software should track the currently active channel to prevent writing a new value to the active channel. Writing to the active channel registers is the same as generating unbuffered PWM signals.



# Chapter 9 Analog-to-Digital Converter (ADC)

# 9.1 Introduction

This section describes the 12-channel, 8-bit linear successive approximation analog-to-digital converter (ADC).

# 9.2 Features

Features of the ADC module include:

- 12 channels with multiplexed input
- · Linear successive approximation with monotonicity
- 8-bit resolution
- Single or continuous conversion
- Conversion complete flag or conversion complete interrupt
- Selectable ADC clock

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
		Read:	COCO							
\$003C	ADC Status and Control Register (ADSCR)	Write:					ADOIN	ADOI12	ADOIN	
		Reset:	0	0	0	1	1	1	1	1
\$003D ADC Data Register	Read:	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	
	ADC Data Register	Write:								
	(//2//)	Reset:	leset: Indeterminate after reset							
		Read:				0	0	0	0	0
\$003E	ADC Input Clock Register (ADICLK)	Write:	ADIVZ	ADIVI	ADIVU					
		Reset:	0	0	0	0	0	0	0	0
				= Unimpleme	ented					



# 9.3 Functional Description

Twelve ADC channels are available for sampling external sources at pins PTB0–PTB7 and PTD0–PTD3. An analog multiplexer allows the single ADC converter to select one of the 12 ADC channels as ADC voltage input (ADCVIN). ADCVIN is converted by the successive approximation register-based counters. The ADC resolution is 8 bits. When the conversion is completed, ADC puts the result in the ADC data register and sets a flag or generates an interrupt. Figure 9-2 shows a block diagram of the ADC.



### 9.3.2 Voltage Conversion

When the input voltage to the ADC equals  $V_{DD}$ , the ADC converts the signal to \$FF (full scale). If the input voltage equals  $V_{SS}$ , the ADC converts it to \$00. Input voltages between  $V_{DD}$  and  $V_{SS}$  are a straight-line linear conversion. All other input voltages will result in \$FF if greater than  $V_{DD}$  and \$00 if less than  $V_{SS}$ .

NOTE

Input voltage should not exceed the analog supply voltages.

### 9.3.3 Conversion Time

Fourteen ADC internal clocks are required to perform one conversion. The ADC starts a conversion on the first rising edge of the ADC internal clock immediately following a write to the ADSCR. If the ADC internal clock is selected to run at 1 MHz, then one conversion will take  $14\mu$ s to complete. With a 1 MHz ADC internal clock the maximum sample rate is 71.43kHz.

Number of Bus Cycles = Conversion Time × Bus Frequency

### 9.3.4 Continuous Conversion

In the continuous conversion mode, the ADC continuously converts the selected channel filling the ADC data register with new data after each conversion. Data from the previous conversion will be overwritten whether that data has been read or not. Conversions will continue until the ADCO bit is cleared. The COCO bit (ADC status and control register, \$003C) is set after each conversion and can be cleared by writing the ADC status and control register or reading of the ADC data register.

### 9.3.5 Accuracy and Precision

The conversion process is monotonic and has no missing codes.

## 9.4 Interrupts

When the AIEN bit is set, the ADC module is capable of generating a CPU interrupt after each ADC conversion. A CPU interrupt is generated if the COCO bit is at 0. The COCO bit is not used as a conversion complete flag when interrupts are enabled.

### 9.5 Low-Power Modes

The following subsections describe the ADC in low-power modes.

### 9.5.1 Wait Mode

The ADC continues normal operation during wait mode. Any enabled CPU interrupt request from the ADC can bring the MCU out of wait mode. If the ADC is not required to bring the MCU out of wait mode, power down the ADC by setting the ADCH[4:0] bits in the ADC status and control register to 1's before executing the WAIT instruction.





Figure 10-8. Port B I/O Circuit

When DDRBx is a 1, reading address \$0001 reads the PTBx data latch. When DDRBx is a 0, reading address \$0001 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. Table 10-3 summarizes the operation of the port B pins.

Table	10-3.	Port	<b>B</b> Pin	Functi	ons
IUNIC	10 0.	1 011		i unou	0113

	DTB Bit	I/O Pin Mode	Accesses to DDRB	Accesses to PTB		
		Read/Write	Read	Write		
0	X <sup>(1)</sup>	Input, Hi-Z <sup>(2)</sup>	DDRB[7:0]	Pin	PTB[7:0] <sup>(3)</sup>	
1	Х	Output	DDRB[7:0]	Pin	PTB[7:0]	

1. X = don't care.

2. Hi-Z = high impedance.

3. Writing affects data register, but does not affect the input.



Input/Output (I/O) Ports

DDRD Bit	PTD Bit	I/O Pin Mode	Accesses to DDRD Access		s to PTD
ы			Read/Write	Read	Write
0	X <sup>(1)</sup>	Input, Hi-Z <sup>(2)</sup>	DDRD[7:0]	Pin	PTD[7:0] <sup>(3)</sup>
1	Х	Output	DDRD[7:0]	Pin	PTD[7:0]

Table 10-4	I. Port D Pin	Functions
------------	---------------	-----------

1. X = don't care.

2. Hi-Z = high impedance.

3. Writing affects data register, but does not affect the input.

### 10.4.3 Port D Control Register (PDCR)

The port D control register enables/disables the pull-up resistor and slow-edge high current capability of pins PTD6 and PTD7.



Figure 10-12. Port D Control Register (PDCR)

### SLOWDx — Slow Edge Enable

The SLOWD6 and SLOWD7 bits enable the Slow-edge, open-drain, high current output (25mA sink) of port pins PTD6 and PTD7 respectively. DDRDx bit is not affected by SLOWDx.

- 1 = Slow edge enabled; pin is open-drain output
- 0 = Slow edge disabled; pin is push-pull

### PTDPUx — Pull-up Enable

The PTDPU6 and PTDPU7 bits enable the  $5k\Omega$  pull-up on PTD6 and PTD7 respectively, regardless the status of DDRDx bit.

- 1 = Enable 5k $\Omega$  pull-up
- $0 = \text{Disable } 5 \text{k}\Omega \text{ pull-up}$



# Chapter 13 Computer Operating Properly (COP)

# 13.1 Introduction

The computer operating properly (COP) module contains a free-running counter that generates a reset if allowed to overflow. The COP module helps software recover from runaway code. Prevent a COP reset by clearing the COP counter periodically. The COP module can be disabled through the COPD bit in the CONFIG1 register.

# **13.2 Functional Description**

Figure 13-1 shows the structure of the COP module.



NOTE: See Chapter 5 System Integration Module (SIM) for more details.



MC68HC908JL3E Family Data Sheet, Rev. 4



# Chapter 14 Low Voltage Inhibit (LVI)

# 14.1 Introduction

This section describes the low-voltage inhibit module (LVI), which monitors the voltage on the  $V_{DD}$  pin and generates a reset when the  $V_{DD}$  voltage falls to the LVI trip (LVI<sub>TRIP</sub>) voltage.

# 14.2 Features

Features of the LVI module include the following:

- Selectable LVI trip voltage
- Selectable LVI circuit disable

# 14.3 Functional Description

Figure 14-1 shows the structure of the LVI module. The LVI is enabled after a reset. The LVI module contains a bandgap reference circuit and comparator. Setting LVI disable bit (LVID) disables the LVI to monitor  $V_{DD}$  voltage. The LVI trip voltage selection bits (LVIT1, LVIT0) determine at which  $V_{DD}$  level the LVI module should take actions.

The LVI module generates one output signal:

**LVI Reset** — an reset signal will be generated to reset the CPU when  $V_{DD}$  drops to below the set trip point.



Figure 14-1. LVI Module Block Diagram

MC68HC908JL3E Family Data Sheet, Rev. 4



**Electrical Specifications** 

### Table 16-4. DC Electrical Characteristics (5V) (Continued)

Characteristic <sup>(1)</sup>	Symbol	Min	Typ <sup>(2)</sup>	Max	Unit
LVI reset voltage	$V_{LVR5}$	3.6	4.0	4.4	V

1.  $V_{DD}$  = 4.5 to 5.5 Vdc,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ , unless otherwise noted. 2. Typical values reflect average measurements at midpoint of voltage range, 25 °C only.

3. Run (operating) I<sub>DD</sub> measured using external square wave clock source (f<sub>OP</sub> = 4MHz). All inputs 0.2V from rail. No dc loads. Less than 100 pF on all outputs. C<sub>L</sub> = 20 pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects run I<sub>DD</sub>. Measured with all modules enabled.

4. Wait I<sub>DD</sub> measured using external square wave clock source (f<sub>OP</sub> = 4MHz). All inputs 0.2V from rail. No dc loads. Less than 100 pF on all outputs.  $C_L = 20$  pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects wait I<sub>DD</sub>.

5. Stop I<sub>DD</sub> measured with OSC1 grounded; no port pins sourcing current. LVI is disabled.

6. Maximum is highest voltage that POR is guaranteed.

7. If minimum V<sub>DD</sub> is not reached before the internal POR reset is released, RST must be driven low externally until minimum V<sub>DD</sub> is reached.

8.  $R_{PU1}$  and  $R_{PU2}$  are measured at  $V_{DD} = 5.0$  V.

# 16.6 5V Control Timing

### Table 16-5. Control Timing (5V)

Characteristic <sup>(1)</sup>	Symbol	Min	Max	Unit
Internal operating frequency <sup>(2)</sup>	f <sub>OP</sub>	—	8	MHz
RST input pulse width low <sup>(3)</sup>	t <sub>IRL</sub>	750	—	ns

1.  $V_{DD}$  = 4.5 to 5.5 Vdc,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ ; timing shown with respect to 20%  $V_{DD}$  and 70%  $V_{SS}$ , unless otherwise noted.

2. Some modules may require a minimum frequency greater than dc for proper operation; see appropriate table for this information.

3. Minimum pulse width reset is guaranteed to be recognized. It is possible for a smaller pulse width to cause a reset.

**Memory Characteristics** 



# **16.13 Memory Characteristics**

Characteristic	Symbol	Min	Max	Unit
RAM data retention voltage	V <sub>RDR</sub>	1.3	—	V
Flash program bus clock frequency	—	1	_	MHz
Flash read bus clock frequency	f <sub>Read</sub> <sup>(1)</sup>	32k	8M	Hz
Flash page erase time	t <sub>Erase</sub> <sup>(2)</sup>	1	—	ms
Flash mass erase time	t <sub>MErase</sub> <sup>(3)</sup>	4	—	ms
Flash PGM/ERASE to HVEN set up time	t <sub>nvs</sub>	10	—	μs
Flash high-voltage hold time	t <sub>nvh</sub>	5	—	μs
Flash high-voltage hold time (mass erase)	t <sub>nvh1</sub>	100	—	μs
Flash program hold time	t <sub>pgs</sub>	5	—	μs
Flash program time	t <sub>PROG</sub>	30	40	μs
Flash return to read time	t <sub>rcv</sub> <sup>(4)</sup>	1	—	μs
Flash cumulative program hv period	t <sub>HV</sub> <sup>(5)</sup>	—	4	ms
Flash row erase endurance <sup>(6)</sup>	_	10k	_	cycles
Flash row program endurance <sup>(7)</sup>		10k		cycles
Flash data retention time <sup>(8)</sup>	_	10	_	years

#### **Table 16-11. Memory Characteristics**

1.  $f_{\mbox{Read}}$  is defined as the frequency range for which the Flash memory can be read.

- 2. If the page erase time is longer than terase (Min), there is no erase-disturb, but it reduces the endurance of the Flash memory.
- 3. If the mass erase time is longer than t<sub>MErase</sub> (Min), there is no erase-disturb, but it reduces the endurance of the Flash memory.
- 4. trcv is defined as the time it needs before the Flash can be read after turning off the high voltage charge pump, by clearing HVEN to 0.
- 5. tHV is defined as the cumulative high voltage programming time to the same row before next erase.

- $t_{HV}$  must satisfy this condition:  $t_{nvs} + t_{nvh} + t_{pgs} + (t_{PROG} \times 32) \le t_{HV}$  max. 6. The minimum row endurance value specifies each row of the Flash memory is guaranteed to work for at least this many erase / program cycles.
- 7. The minimum row endurance value specifies each row of the Flash memory is guaranteed to work for at least this many erase / program cycles.

The Flash is guaranteed to retain data over the entire operating temperature range for at least the minimum time specified.





© FREESCALE SEMICONDUCTOR, INC. All rights reserved.		LOUTLINE	OUTLINE PRINT VERSION NOT TO SCALE		
TITLE: SOIC, WIDE BODY, 28 LEAD CASEOUTLINE		DOCUMENT NO: 98ASB42345B		REV: G	
		CASE NUMBER: 751F-05		10 MAR 2005	
		STANDARD: MS-013AE			



## A.5.5 ADC Characteristics

Characteristic	Symbol	Min	Max	Unit	Comments
Supply voltage	V <sub>DDAD</sub>	2.2 (V <sub>DD</sub> min)	5.5 (V <sub>DD</sub> max)	V	
Input voltages	V <sub>ADIN</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V	
Resolution	B <sub>AD</sub>	8	8	Bits	
Absolute accuracy	A <sub>AD</sub>	$\pm 0.5$	±2	LSB	Includes quantization
ADC internal clock	f <sub>ADIC</sub>	0.5	1.048	MHz	t <sub>AIC</sub> = 1/f <sub>ADIC</sub> , tested only at 1 MHz
Conversion range	R <sub>AD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V	
Power-up time	t <sub>ADPU</sub>	14	—	t <sub>AIC</sub> cycles	
Conversion time	t <sub>ADC</sub>	14	15	t <sub>AIC</sub> cycles	
Sample time <sup>(1)</sup>	t <sub>ADS</sub>	5	—	t <sub>AIC</sub> cycles	
Zero input reading <sup>(2)</sup>	Z <sub>ADI</sub>	00	01	Hex	$V_{IN} = V_{SS}$
Full-scale reading <sup>(3)</sup>	F <sub>ADI</sub>	FE	FF	Hex	$V_{IN} = V_{DD}$
Input capacitance	C <sub>ADI</sub>	_	(20) 8	pF	Not tested
Input leakage <sup>(3)</sup> Port B/port D	—	_	± 1	μA	

### Table A-5. ADC Characteristics

1. Source impedances greater than 10 k $\Omega$  adversely affect internal RC charging time during input sampling.

2. Zero-input/full-scale reading requires sufficient decoupling measures for accurate conversions.

3. The external system error caused by input leakage current is approximately equal to the product of R source and input current.





### MC68HC908KL3E





### **MC68HC908KK3E**

Figure C-3. 20-Pin PDIP/SOIC Pin Assignment