



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

D.A. II.	
Details	
Product Status	Not For New Designs
Core Processor	HC08
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	LED, LVD, POR, PWM
Number of I/O	15
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 12x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcr908jk3emdwe

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





List of Chapters

Chapter 1 General Description	15
Chapter 2 Memory	21
Chapter 3 Configuration Registers (CONFIG)	35
Chapter 4 Central Processor Unit (CPU)	
Chapter 5 System Integration Module (SIM)	49
Chapter 6 Oscillator (OSC)	67
Chapter 7 Monitor ROM (MON)	
Chapter 8 Timer Interface Module (TIM)	81
Chapter 9 Analog-to-Digital Converter (ADC)	97
Chapter 10 Input/Output (I/O) Ports	103
Chapter 11 External Interrupt (IRQ)	
Chapter 12 Keyboard Interrupt Module (KBI)	
Chapter 13 Computer Operating Properly (COP)	123
Chapter 14 Low Voltage Inhibit (LVI)	127
Chapter 15 Break Module (BREAK)	129
Chapter 16 Electrical Specifications	135
Chapter 17 Mechanical Specifications	147
Chapter 18 Ordering Information	157
Appendix A MC68HLC908JL3E/JK3E/JK1E	159
Appendix B MC68H(R)C08JL3E/JK3E	165
Annendix C MC68HC908KI 3F/KK3F	175



T -	L	۱.	_4			
ıa	D	ıe	OΙ	Co	nte	nis

8.5	Interrupts	. 88
8.6	Low-Power Modes	
8.6.1	Wait Mode	
8.6.2	Stop Mode	
8.7	TIM During Break Interrupts	. 88
8.8	I/O Signals	. 89
8.9	I/O Registers	. 89
8.9.1	TIM Status and Control Register (TSC)	. 89
8.9.2	TIM Counter Registers (TCNTH:TCNTL)	. 91
8.9.3	TIM Counter Modulo Registers (TMODH:TMODL)	. 91
8.9.4	TIM Channel Status and Control Registers (TSC0:TSC1)	
8.9.5	TIM Channel Registers (TCH0H/L:TCH1H/L)	. 95
	Chapter 9	
	Analog-to-Digital Converter (ADC)	
9.1	Introduction	. 97
9.2	Features	. 97
9.3	Functional Description	. 97
9.3.1	ADC Port I/O Pins	. 98
9.3.2	Voltage Conversion	
9.3.3	Conversion Time	
9.3.4	Continuous Conversion	
9.3.5	Accuracy and Precision	
9.4	Interrupts	
9.5	Low-Power Modes	
9.5.1	Wait Mode	
9.5.2	Stop Mode	
9.6	I/O Signals	
9.6.1	ADC Voltage In (ADCVIN)	
9.7	I/O Registers	
9.7.1	ADC Status and Control Register	
9.7.2	ADC Data Register	
9.7.3	ADC Input Clock Register	102
	Chapter 10	
	Input/Output (I/O) Ports	
10.1	Introduction	103
10.2	Port A	105
10.2.1	Port A Data Register (PTA)	
10.2.2	Data Direction Register A (DDRA)	
10.2.3	Port A Input Pull-up Enable Register (PTAPUE)	
10.3	Port B	
10.3.1	Port B Data Register (PTB)	
10.3.2	Data Direction Register B (DDRB)	108



10.4 10.4.1	Port D	
10.4.2	Data Direction Register D (DDRD)	
10.4.2	Port D Control Register (PDCR)	
10.1.0	r on B control riogister (i Bort)	
	Chapter 11	
	External Interrupt (IRQ)	
11.1	Introduction	113
11.2	Features	113
11.3	Functional Description	
11.3.1	ĪRQ Pin	
11.4	IRQ Module During Break Interrupts	
11.5	IRQ Status and Control Register (INTSCR)	116
	Chapter 12	
	Keyboard Interrupt Module (KBI)	
12.1	Introduction	117
12.2	Features	117
12.3	I/O Pins	117
12.4	Functional Description	118
12.4.1	Keyboard Initialization	119
12.5	Keyboard Interrupt Registers	
12.5.1	Keyboard Status and Control Register	
12.5.2	Keyboard Interrupt Enable Register	
12.6	Low-Power Modes	
12.6.1 12.6.2	Wait Mode	
12.6.2	Stop Mode	
12.7	Keyboard Module During Break Interrupts	121
	Chapter 13	
	Computer Operating Properly (COP)	
13.1	Introduction	
13.2	Functional Description	123
13.3	I/O Signals	
13.3.1	20SCOUT	
13.3.2	COPCTL Write	
13.3.3 13.3.4	Power-On Reset	
13.3.5	Reset Vector Fetch	
13.3.6	COPD (COP Disable).	
13.3.7	COPRS (COP Rate Select)	
13.4	COP Control Register	
13.5	Interrupts	
13.6	Monitor Mode	
13.7	Low-Power Modes	

MC68HC908JL3E Family Data Sheet, Rev. 4






Figure 1-4. 48-Pin LQFP Pin Assignment



Chapter 4 Central Processor Unit (CPU)

4.1 Introduction

The M68HC08 CPU (central processor unit) is an enhanced and fully object-code-compatible version of the M68HC05 CPU. The *CPU08 Reference Manual* (document order number CPU08RM/AD) contains a description of the CPU instruction set, addressing modes, and architecture.

4.2 Features

Features of the CPU include:

- Object code fully upward-compatible with M68HC05 Family
- 16-bit stack pointer with stack manipulation instructions
- 16-bit index register with x-register manipulation instructions
- 8-MHz CPU internal bus frequency
- 64-Kbyte program/data memory space
- 16 addressing modes
- Memory-to-memory data moves without using accumulator
- Fast 8-bit by 8-bit multiply and 16-bit by 8-bit divide instructions
- Enhanced binary-coded decimal (BCD) data handling
- Modular architecture with expandable internal bus definition for extension of addressing range beyond 64 Kbytes
- Low-power stop and wait modes

4.3 CPU Registers

Figure 4-1 shows the five CPU registers. CPU registers are not part of the memory map.



Chapter 5 System Integration Module (SIM)

5.1 Introduction

This section describes the system integration module (SIM), which supports up to 24 external and/or internal interrupts. Together with the CPU, the SIM controls all MCU activities. A block diagram of the SIM is shown in Figure 5-1. Figure 5-2 is a summary of the SIM I/O registers. The SIM is a system state controller that coordinates CPU and exception timing. The SIM is responsible for:

- Bus clock generation and control for CPU and peripherals
 - Stop/wait/reset/break entry and recovery
 - Internal clock control
- Master reset control, including power-on reset (POR) and COP timeout
- Interrupt control:
 - Acknowledge timing
 - Arbitration control timing
 - Vector address generation
- CPU enable/disable timing
- Modular architecture expandable to 128 interrupt sources


Table 5-1 shows the internal signal names used in this section.

Table 5-1. Signal Name Conventions

Signal Name	Description
2OSCOUT	Buffered clock from the X-tal oscillator circuit or the RC oscillator circuit.
OSCOUT	The 2OSCOUT frequency divided by two. This signal is again divided by two in the SIM to generate the internal bus clocks. (Bus clock = 2OSCOUT ÷ 4)
IAB	Internal address bus
IDB	Internal data bus
PORRST	Signal from the power-on reset module to the SIM
IRST	Internal reset signal
R/W	Read/write signal



At the beginning of an interrupt, the CPU saves the CPU register contents on the stack and sets the interrupt mask (I bit) to prevent additional interrupts. At the end of an interrupt, the RTI instruction recovers the CPU register contents from the stack so that normal processing can resume. Figure 5-9 shows interrupt entry timing. Figure 5-10 shows interrupt recovery timing.






Figure 5-10. Interrupt Recovery

5.5.1.1 Hardware Interrupts

A hardware interrupt does not stop the current instruction. Processing of a hardware interrupt begins after completion of the current instruction. When the current instruction is complete, the SIM checks all pending hardware interrupts. If interrupts are not masked (I bit clear in the condition code register), and if the corresponding interrupt enable bit is set, the SIM proceeds with interrupt processing; otherwise, the next instruction is fetched and executed.

If more than one interrupt is pending at the end of an instruction execution, the highest priority interrupt is serviced first. Figure 5-11 demonstrates what happens when two interrupts are pending. If an interrupt is pending upon exit from the original interrupt service routine, the pending interrupt is serviced before the LDA instruction is executed.



System Integration Module (SIM)



Timer Interface Module (TIM)

8.5 Interrupts

The following TIM sources can generate interrupt requests:

- TIM overflow flag (TOF) The TOF bit is set when the TIM counter reaches the modulo value programmed in the TIM counter modulo registers. The TIM overflow interrupt enable bit, TOIE, enables TIM overflow CPU interrupt requests. TOF and TOIE are in the TIM status and control register.
- TIM channel flags (CH1F:CH0F) The CHxF bit is set when an input capture or output compare
 occurs on channel x. Channel x TIM CPU interrupt requests are controlled by the channel x
 interrupt enable bit, CHxIE. Channel x TIM CPU interrupt requests are enabled when CHxIE=1.
 CHxF and CHxIE are in the TIM channel x status and control register.

8.6 Low-Power Modes

The WAIT and STOP instructions put the MCU in low power-consumption standby modes.

8.6.1 Wait Mode

The TIM remains active after the execution of a WAIT instruction. In wait mode, the TIM registers are not accessible by the CPU. Any enabled CPU interrupt request from the TIM can bring the MCU out of wait mode.

If TIM functions are not required during wait mode, reduce power consumption by stopping the TIM before executing the WAIT instruction.

8.6.2 Stop Mode

The TIM is inactive after the execution of a STOP instruction. The STOP instruction does not affect register conditions or the state of the TIM counter. TIM operation resumes when the MCU exits stop mode after an external interrupt.

8.7 TIM During Break Interrupts

A break interrupt stops the TIM counter.

The system integration module (SIM) controls whether status bits in other modules can be cleared during the break state. The BCFE bit in the break flag control register (BFCR) enables software to clear status bits during the break state. (See 5.7.3 Break Flag Control Register (BFCR).)

To allow software to clear status bits during a break interrupt, write a one to the BCFE bit. If a status bit is cleared during the break state, it remains cleared when the MCU exits the break state.

To protect status bits during the break state, write a zero to the BCFE bit. With BCFE at zero (its default state), software can read and write I/O registers during the break state without affecting status bits. Some status bits have a two-step read/write clearing procedure. If software does the first step on such a bit before the break, the bit cannot change during the break state as long as BCFE is at zero. After the break, doing the second step clears the status bit.



Timer Interface Module (TIM)



Input/Output (I/O) Ports

10.4 Port D

Port D is an 8-bit special function port that shares two of its pins with timer interface module, (see Chapter 8 Timer Interface Module (TIM)) and shares four of its pins with analog-to-digital converter module (see Chapter 9 Analog-to-Digital Converter (ADC)). PTD6 and PTD7 each has high current drive (25mA sink) and programmable pull-up. PTD2, PTD3, PTD6 and PTD7 each has LED driving (sink) capability.

NOTE

PTD0-PTD1 are available on MC68H(R)C908JL3E only.

10.4.1 Port D Data Register (PTD)

The port D data register contains a data latch for each of the eight port D pins.




Figure 10-9. Port D Data Register (PTD)

PTD[7:0] — Port D Data Bits

These read/write bits are software programmable. Data direction of each port D pin is under the control of the corresponding bit in data direction register D. Reset has no effect on port D data.

ADC[11:8] — **ADC** channels 11 to 8

ADC[11:8] are pins used for the input channels to the analog-to-digital converter module. The channel select bits, ADCH[4:0], in the ADC status and control register define which port pin will be used as an ADC input and overrides any control from the port I/O logic. See Chapter 9 Analog-to-Digital Converter (ADC).

TCH[1:0] — Timer Channel I/O

The TCH1 and TCH0 pins are the TIM input capture/output compare pins. The edge/level select bits, ELSxB:ELSxA, determine whether the PTD4/TCH0 and PTD5/TCH1 pins are timer channel I/O pins or general-purpose I/O pins. See Chapter 8 Timer Interface Module (TIM).

MC68HC908JL3E Family Data Sheet, Rev. 4



Low Voltage Inhibit (LVI)

14.4 LVI Control Register (CONFIG2/CONFIG1)

The LVI module is controlled by three bits in the configuration registers, CONFIG1 and CONFIG2.




Figure 14-2. Configuration Register 2 (CONFIG2)




Figure 14-3. Configuration Register 1 (CONFIG1)

LVID — Low Voltage Inhibit Disable Bit

- 1 = Low voltage inhibit disabled
- 0 = Low voltage inhibit enabled

LVIT1, LVIT0 — LVI Trip Voltage Selection

These two bits determine at which level of V_{DD} the LVI module will come into action. LVIT1 and LVIT0 are cleared by a Power-On Reset only.

LVIT1	LVIT0	Trip Voltage ⁽¹⁾	Comments
0	0	V _{LVR3} (2.4V)	For V _{DD} =3V operation
0	1	V _{LVR3} (2.4V)	For V _{DD} =3V operation
1	0	V _{LVR5} (4.0V)	For V _{DD} =5V operation
1	1	Reserved	

^{1.} See Chapter 16 Electrical Specifications for full parameters.

14.5 Low-Power Modes

The STOP and WAIT instructions put the MCU in low-power-consumption standby modes.

14.5.1 Wait Mode

The LVI module, when enabled, will continue to operate in WAIT Mode.

14.5.2 Stop Mode

The LVI module, when enabled, will continue to operate in STOP Mode.

MC68HC908JL3E Family Data Sheet, Rev. 4

Electrical Specifications

16.8 3V DC Electrical Characteristics

Table 16-7. DC Electrical Characteristics (3 V)

Characteristic ⁽¹⁾	Symbol	Min	Typ ⁽²⁾	Max	Unit		
Output high voltage (I _{LOAD} = -1.0mA) PTA0-PTA6, PTB0-PTB7, PTD0-PTD7	V _{OH}	V _{DD} -0.4	_	_	V		
Output low voltage (I _{LOAD} = 0.8mA) PTA6, PTB0-PTB7, PTD0, PTD1, PTD4, PTD5	V _{OL}	_	_	0.4	٧		
Output low voltage (I _{LOAD} = 20 mA) PTD6, PTD7	V _{OL}	_	_	0.5	V		
LED drives (V _{OL} = 1.8V) PTA0–PTA5, PTD2, PTD3, PTD6, PTD7	I _{OL}	3	6	10	mA		
Input high voltage PTA0-PTA6, PTB0-PTB7, PTD0-PTD7, RST, IRQ, OSC1	V _{IH}	$0.7 \times V_{DD}$	_	V _{DD}	V		
Input low voltage PTA0-PTA6, PTB0-PTB7, PTD0-PTD7, RST, IRQ, OSC1	V _{IL}	V _{SS}	_	$0.3 \times V_{DD}$	V		
V_{DD} supply current, f_{OP} = 2MHz Run ⁽³⁾ MC68HC908JL3E/JK3E/JK1E MC68HRC908JL3E/JK3E/JK1E Wait ⁽⁴⁾ MC68HC908JL3E/JK3E/JK1E MC68HRC908JL3E/JK3E/JK1E Stop ⁽⁵⁾	I _{DD}	_ _ _ _	3 1.5 1.5 0.2	3.5 2 2 0.3	mA mA mA		
(-40°C to 85°C) MC68HC908JL3E/JK3E/JK1E MC68HRC908JL3E/JK3E/JK1E			1	5 5	μ Α μ Α		
Digital I/O ports Hi-Z leakage current	I _{IL}	_	_	± 10	μА		
Input current	I _{IN}	_	_	± 1	μА		
Capacitance Ports (as input or output)	C _{OUT} C _{IN}			12 8	pF		
POR rearm voltage ⁽⁶⁾	V _{POR}	0	_	100	mV		
POR rise time ramp rate ⁽⁷⁾	R _{POR}	0.035	_	_	V/ms		
Monitor mode entry voltage	V _{TST}	1.5 × V _{DD}	_	8.5	V		
Pullup resistors ⁽⁸⁾ PTD6, PTD7 RST, IRQ, PTA0–PTA6	R _{PU1} R _{PU2}	1.8 16	3.3 26	4.8 36	kΩ kΩ		

Table continued on next page



Table 16-7. DC Electrical Characteristics (3V) (Continued)

Characteristic ⁽¹⁾	Symbol	Min	Typ ⁽²⁾	Max	Unit
LVI reset voltage	V_{LVR3}	2.0	2.4	2.69	٧

- 1. V_{DD} = 2.7 to 3.3 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H , unless otherwise noted.
- 2. Typical values reflect average measurements at midpoint of voltage range, 25 °C only.
- 3. Run (operating) IDD measured using external square wave clock source (fOP = 2MHz). All inputs 0.2V from rail. No dc loads. Less than 100 pF on all outputs. C_L = 20 pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects run I_{DD}. Measured with all modules enabled.
- 4. Wait I_{DD} measured using external square wave clock source (f_{OP} = 2MHz). All inputs 0.2V from rail. No dc loads. Less than 100 pF on all outputs. $C_L = 20$ pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects wait I_{DD} . 5. Stop I_{DD} measured with OSC1 grounded; no port pins sourcing current. LVI is disabled.
- 6. Maximum is highest voltage that POR is guaranteed.
- 7. If minimum V_{DD} is not reached before the internal POR reset is released, RST must be driven low externally until minimum V_{DD} is reached.
- 8. R_{PU1} and R_{PU2} are measured at $V_{DD} = 5.0 V$.

16.9 3V Control Timing

Table 16-8. Control Timing (3V)

Characteristic ⁽¹⁾		Min	Max	Unit
Internal operating frequency ⁽²⁾	f _{OP}	_	4	MHz
RST input pulse width low ⁽³⁾		1.5	_	μS

- 1. V_{DD} = 2.7 to 3.3 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H ; timing shown with respect to 20% V_{DD} and 70% V_{DD} , unless otherwise
- 2. Some modules may require a minimum frequency greater than dc for proper operation; see appropriate table for this information.
- 3. Minimum pulse width reset is guaranteed to be recognized. It is possible for a smaller pulse width to cause a reset.



16.11 Typical Supply Currents




Figure 16-3. Typical Operating I_{DD} (MC68HC908JL3E/JK3E/JK1E), with All Modules Turned On (25°C)




Figure 16-4. Typical Operating I_{DD} (MC68HRC908JL3E/JK3E/JK1E), with All Modules Turned On (25°C)




Figure 16-5. Typical Wait Mode I_{DD} (MC68HC908JL3E/JK3E/JK1E), with All Modules Turned Off (25°C)

MC68HC908JL3E Family Data Sheet, Rev. 4



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A AND B TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE INTER—LEAD FLASH OR PROTRUSIONS. INTER—LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.62 mm.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:	-	DOCUMENT NO): 98ASB42343B	REV: J
20LD SOIC W/B, 1.2 CASE OUTLIN	•	CASE NUMBER	R: 751D-07	23 MAR 2005
CASE OUTEIN	<u> </u>	STANDARD: JE	IDEC MS-013AC	



NOTES:

POSITIONAL TOLERANCE OF LEADS, SHALL BE WITHIN 0.25 MM (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.

DIMENSION TO CENTER OF LEADS WHEN FORMED PARALLEL.

3 DIMENSION DOES NOT INCLUDE MOLD FLASH.

- 4. 710-01 OBSOLETE, NEW STD 710-02.
- 5. CONTROLLING DIMENSION: INCH

	IN	СН	MILL	IMETER			INCH	MIL	LIMETER
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	MIN	MAX
А	1.435	1.465	36.45	37.21					
В	0.540	0.560	13.72	14.22					
С	0.155	0.200	3.94	5.08					
D	0.014	0.022	0.36	0.56					
F	0.040	0.060	1.02	1.52					
G	0.100	BSC	2.54	4 BSC					
Н	0.065	0.085	1.65	2.16					
J	0.008	0.015	0.20	0.38					
K	0.115	0.135	2.92	3.43					
L	0.600	BSC	15.2	4 BSC					
М	0 *	15°	0*	15°					
N	0.020	0.040	0.51	1.02					
© FI	FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANIC					L I NE	PRINT VER	SION NO	T TO SCALE
TITLE									

TITLE:

28 LD PDIP

28 LD PDIP

28 LD PDIP

CASE NUMBER: 710-02

STANDARD: NON-JEDEC



A.6 MC Order Numbers

Table A-7 shows the ordering numbers for the low-voltage devices.

Table A-7. MC68HLC908JL3E/JK3E/JK1E Order Numbers

MC Order Number	Oscillator Type	Flash Memory	Package	
MC68HLC98JL3EIFA	Crystal oscillator	4096 Bytes	48-pin LQFP	
MC68HLC98JL3EIP MC68HLC98JL3EIDW	Crystal oscillator	4096 Bytes	28-pin package	
MC68HLC98JK3EIP MC68HLC98JK3EIDW	Crystal oscillator	4096 Bytes	20-pin package	
MC68HLC98JK1EIP MC68HLC98JK1EIDW	Crystal oscillator	1536 Bytes	- 20-рін раскаде	

Notes:

I = 0 °C to +85 °C

P = Plastic dual in-line package (PDIP)
DW = Small outline integrated circuit package (SOIC)
FA = Low-Profile Quad Flat Pack (LQFP)






Figure B-3. RC vs. Frequency (5V @25°C)




Figure B-4. RC vs. Frequency (3V @25°C)

B.7.3 Memory Characteristics

Table B-5. Memory Characteristics

Characteristic	Symbol	Min	Max	Unit
RAM data retention voltage	V_{RDR}	1.3	_	V

NOTES:

Since MC68H(R)C08JL3E/JK3E is a ROM device, Flash memory electrical characteristics do not apply.