# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	ARM7®
Core Size	16/32-Bit
Speed	60MHz
Connectivity	CANbus, I <sup>2</sup> C, Microwire, SPI, SSI, SSP, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	46
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	•
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc2109fbd64-01-15

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 3.1 Ordering options

#### Table 2. Ordering options

Type number	Flash memory	RAM	CAN	Fast GPIO/ SSP/ Enhanced UART, ADC, Timer	Temperature range
LPC2109FBD64/01	64 kB	8 kB	1 channel	yes	–40 °C to +85 °C
LPC2119FBD64/01	128 kB	16 kB	2 channels	yes	–40 °C to +85 °C
LPC2129FBD64/01	256 kB	16 kB	2 channels	yes	–40 °C to +85 °C

LPC2109\_2119\_2129

Single-chip 16/32-bit microcontrollers

### 5. Pinning information

### 5.1 Pinning



### 5.2 Pin description

Symbol	Pin	Type	Description
P0[0] to P0[31]		I/O	Port 0 is a 32-bit bidirectional I/O port with individual direction controls for each bit The operation of port 0 pins depends upon the pin function selected via the Pin Connect Block. Pins 26 and 31 of port 0 are not available.
P0[0]/TXD0/	19 O		TXD0 — Transmitter output for UART0.
PWM1		0	<b>PWM1</b> — Pulse Width Modulator output 1.
P0[1]/RXD0/	21	I	<b>RXD0</b> — Receiver input for UART0.
PWM3/EINT0		0	<b>PWM3</b> — Pulse Width Modulator output 3.
		I	EINT0 — External interrupt 0 input
P0[2]/SCL/	22	I/O	$SCL - I^2C$ -bus clock input/output. Open-drain output (for $I^2C$ -bus compliance).
CAP0[0]		I	CAP0[0] — Capture input for Timer 0, channel 0.
P0[3]/SDA/	26	I/O	<b>SDA</b> — I <sup>2</sup> C-bus data input/output. Open-drain output (for I <sup>2</sup> C-bus compliance).
MAT0[0]/EINT1		0	MAT0[0] — Match output for Timer 0, channel 0.
		I	EINT1 — External interrupt 1 input.
P0[4]/SCK0/	27	I/O	SCK0 — Serial clock for SPI0. SPI clock output from master or input to slave.
CAP0[1]		I	CAP0[1] — Capture input for Timer 0, channel 1.
P0[5]/MISO0/ MAT0[1]	29	I/O	<b>MISO0</b> — Master In Slave OUT for SPI0. Data input to SPI master or data output from SPI slave.
		0	MAT0[1] — Match output for Timer 0, channel 1.
P0[6]/MOSI0/ CAP0[2]	30	I/O	<b>MOSI0</b> — Master Out Slave In for SPI0. Data output from SPI master or data input to SPI slave.
		I	CAP0[2] — Capture input for Timer 0, channel 2.
P0[7]/SSEL0/	31	I	SSEL0 — Slave Select for SPI0. Selects the SPI interface as a slave.
PWM2/EINT2		0	<b>PWM2</b> — Pulse Width Modulator output 2.
		I	EINT2 — External interrupt 2 input.
P0[8]/TXD1/	33	0	TXD1 — Transmitter output for UART1.
PWM4		0	<b>PWM4</b> — Pulse Width Modulator output 4.
P0[9]/RXD1/	34	I	RXD1 — Receiver input for UART1.
PWM6/EINT3		0	<b>PWM6</b> — Pulse Width Modulator output 6.
		I	EINT3 — External interrupt 3 input.
P0[10]/RTS1/	35	0	RTS1 — Request to Send output for UART1.
CAP1[0]		Ι	CAP1[0] — Capture input for Timer 1, channel 0.
P0[11]/CTS1/	37	I	<b>CTS1</b> — Clear to Send input for UART1.
CAP1[1]		I	CAP1[1] — Capture input for Timer 1, channel 1.
P0[12]/DSR1/	38	I	<b>DSR1</b> — Data Set Ready input for UART1.
MAT1[0]		0	MAT1[0] — Match output for Timer 1, channel 0.
P0[13]/DTR1/	39	0	<b>DTR1</b> — Data Terminal Ready output for UART1.
MAT1[1]		0	MAT1[1] — Match output for Timer 1, channel 1.
P0[14]/DCD1/	41	I	DCD1 — Data Carrier Detect input for UART1.
EINT1		I	EINT1 — External interrupt 1 input.
			<b>Note:</b> LOW on this pin while RESET is LOW forces on-chip bootloader to take control of the part after reset.


### Single-chip 16/32-bit microcontrollers

Table 3. P	Pin desc	ription .	continued	1
Symbol		Pin	Туре	Description
P0[15]/RI1/E	INT2	45	I	RI1 — Ring Indicator input for UART1.
			I	EINT2 — External interrupt 2 input.
P0[16]/EINT0/ MAT0[2]/CAP0[2]		46	I	EINT0 — External interrupt 0 input.
	P0[2]		0	MAT0[2] — Match output for Timer 0, channel 2.
			Ι	CAP0[2] — Capture input for Timer 0, channel 2.
P0[17]/CAP1	[2]/	47	I	CAP1[2] — Capture input for Timer 1, channel 2.
SCK1/MAT1	[2]		I/O	<b>SCK1</b> — Serial Clock for SPI1/SSP[1]. SPI clock output from master or input to slave.
			0	MAT1[2] — Match output for Timer 1, channel 2.
P0[18]/CAP1	[3]/	53	I	CAP1[3] — Capture input for Timer 1, channel 3.
MISO1/MAT <sup>,</sup>	1[3]		I/O	<b>MISO1</b> — Master In Slave Out for SPI1/SSP[1]. Data input to SPI master or data output from SPI slave.
			0	MAT1[3] — Match output for Timer 1, channel 3.
P0[19]/MAT1		54	0	MAT1[2] — Match output for Timer 1, channel 2.
MOSI1/CAP	1[2]		I/O	<b>MOSI1</b> — Master Out Slave In for SPI1/SSP[1]. Data output from SPI master or data input to SPI slave.
			I	CAP1[2] — Capture input for Timer 1, channel 2.
P0[20]/MAT1	[3]/	55	0	MAT1[3] — Match output for Timer 1, channel 3.
SSEL1/EINT3	3		I	SSEL1 — Slave Select for SPI1/SSP[1]. Selects the SPI interface as a slave.
			Ι	EINT3 — External interrupt 3 input.
P0[21]/PWM	5/	1	0	<b>PWM5</b> — Pulse Width Modulator output 5.
CAP1[3]			Ι	CAP1[3] — Capture input for Timer 1, channel 3.
P0[22]/CAP0	D[0]/	2	I	CAP0[0] — Capture input for Timer 0, channel 0.
MAT0[0]			0	MAT0[0] — Match output for Timer 0, channel 0.
P0[23]/RD2		3	I	CAN2 receiver input (not available on LPC2109).
P0[24]/TD2		5	0	CAN2 transmitter output (not available on LPC2109).
P0[25]/RD1		9	I	CAN1 receiver input.
P0[27]/AIN0/	/	11	I	AIN0 — A/D converter, input 0. This analog input is always connected to its pin.
CAP0[1]/MA	T0[1]		Ι	CAP0[1] — Capture input for Timer 0, channel 1.
			0	MAT0[1] — Match output for Timer 0, channel 1.
P0[28]/AIN1/	/	13	I	AIN1 — A/D converter, input 1. This analog input is always connected to its pin.
CAP0[2]/MA	T0[2]		Ι	CAP0[2] — Capture input for Timer 0, channel 2.
			0	MAT0[2] — Match output for Timer 0, channel 2.
P0[29]/AIN2/	/	14	I	AIN2 — A/D converter, input 2. This analog input is always connected to its pin.
CAP0[3]/MA	T0[3]		I	CAP0[3] — Capture input for Timer 0, Channel 3.
			0	MAT0[3] — Match output for Timer 0, channel 3.
P0[30]/AIN3/	/	15	I	AIN3 — A/D converter, input 3. This analog input is always connected to its pin.
EINT3/CAP0	20[0]	Ι	EINT3 — External interrupt 3 input.	
			I	CAP0[0] — Capture input for Timer 0, channel 0.
P1[0] to P1[3	31]		I/O	Port 1 is a 32-bit bidirectional I/O port with individual direction controls for each bit. The operation of port 1 pins depends upon the pin function selected via the Pin
				Connect Block. Pins 0 through 15 of port 1 are not available.
PC2109_2119_2129	•			All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserv

#### Table 3 Pin description continued

Product data sheet

Single-chip 16/32-bit microcontrollers



### 6.5 Interrupt controller

The Vectored Interrupt Controller (VIC) accepts all of the interrupt request inputs and categorizes them as Fast Interrupt reQuest (FIQ), vectored Interrupt reQuest (IRQ), and non-vectored IRQ as defined by programmable settings. The programmable assignment scheme means that priorities of interrupts from the various peripherals can be dynamically assigned and adjusted.

FIQ has the highest priority. If more than one request is assigned to FIQ, the VIC combines the requests to produce the FIQ signal to the ARM processor. The fastest possible FIQ latency is achieved when only one request is classified as FIQ because then the FIQ service routine can simply start dealing with that device. But if more than one request is assigned to the FIQ class, the FIQ service routine can read a word from the VIC that identifies which FIQ source(s) is (are) requesting an interrupt.

### 6.8 10-bit ADC

The LPC2109/2119/2129 each contain a single 10-bit successive approximation ADC with four multiplexed channels.

### 6.8.1 Features

- Measurement range of 0 V to 3 V.
- Capable of performing more than 400000 10-bit samples per second.
- Burst conversion mode for single or multiple inputs.
- Optional conversion on transition on input pin or Timer Match signal.

### 6.8.2 ADC features available in LPC2109/2119/2129/01 only

- Every analog input has a dedicated result register to reduce interrupt overhead.
- Every analog input can generate an interrupt once the conversion is completed.
- The ADC pads are 5 V tolerant when configured for digital I/O function(s).

### 6.9 CAN controllers and acceptance filter

The LPC2119 and LPC2129 each contain two CAN controllers, while the LPC2109 has one CAN controller. The CAN is a serial communications protocol which efficiently supports distributed real-time control with a very high level of security. Its domain of application ranges from high-speed networks to low-cost multiplex wiring.

### 6.9.1 Features

- Data rates up to 1 Mbit/s on each bus.
- 32-bit register and RAM access.
- Compatible with CAN specification 2.0 B, ISO 11898-1.
- Global Acceptance Filter recognizes 11-bit and 29-bit Rx identifiers for all CAN buses.
- Acceptance Filter can provide FullCAN-style automatic reception for selected Standard identifiers.

### 6.10 UARTs

The LPC2109/2119/2129 each contain two UARTs. In addition to standard transmit and receive data lines, the UART1 also provides a full modem control handshake interface.

### 6.10.1 Features

- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Transmission FIFO control enables implementation of software (XON/XOFF) flow control on both UARTs.

• UART1 is equipped with standard modem interface signals. This module also provides full support for hardware flow control (auto-CTS/RTS).

### 6.10.2 UART features available in LPC2109/2119/2129/01 only

Compared to previous LPC2000 microcontrollers, UARTs in LPC2109/2119/2129/01 introduce a fractional baud rate generator for both UARTs, enabling these microcontrollers to achieve standard baud rates such as 115200 Bd with any crystal frequency above 2 MHz. In addition, auto-CTS/RTS flow-control functions are fully implemented in hardware.

- Fractional baud rate generator enables standard baud rates such as 115200 Bd to be achieved with any crystal frequency above 2 MHz.
- Auto-bauding.
- Auto-CTS/RTS flow-control fully implemented in hardware.

### 6.11 I<sup>2</sup>C-bus serial I/O controller

The I<sup>2</sup>C-bus is a bidirectional bus for inter-IC control using only two wires: a serial clock line (SCL), and a serial data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g. an LCD driver or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I<sup>2</sup>C-bus is a multi-master bus; it can be controlled by more than one bus master connected to it.

The I<sup>2</sup>C-bus implemented in LPC2109/2119/2129 supports a bit rate up to 400 kbit/s (Fast I<sup>2</sup>C-bus).

### 6.11.1 Features

- Standard I<sup>2</sup>C-bus compliant interface.
- Easy to configure as Master, Slave, or Master/Slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I<sup>2</sup>C-bus may be used for test and diagnostic purposes.

### 6.12 SPI serial I/O controller

The LPC2109/2119/2129 each contain two SPIs. The SPI is a full duplex serial interface, designed to be able to handle multiple masters and slaves connected to a given bus. Only a single master and a single slave can communicate on the interface during a given data transfer. During a data transfer the master always sends a byte of data to the slave, and the slave always sends a byte of data to the master.

### 6.12.1 Features

- Compliant with Serial Peripheral Interface (SPI) specification.
- Synchronous, Serial, Full Duplex communication.
- Combined SPI master and slave.
- Maximum data bit rate of  $\frac{1}{8}$  of the input clock rate.

### 6.12.2 Features available in LPC2109/2119/2129/01 only

- Eight to 16 bits per frame.
- When the SPI interface is used in Master mode, the SSELn pin is not needed (can be used for a different function).

### 6.13 SSP controller (LPC2109/2119/2129/01 only)

**Remark:** This peripheral is available in LPC2109/2119/2129/01 only.

The SSP is a controller capable of operation on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. Data transfers are in principle full duplex, with frames of four to 16 bits of data flowing from the master to the slave and from the slave to the master.

While the SSP and SPI1 peripherals share the same physical pins, it is not possible to have both of these two peripherals active at the same time. Application can switch on the fly from SPI1 to SSP and back.

### 6.13.1 Features

- Compatible with Motorola's SPI, Texas Instrument's 4-wire SSI, and National Semiconductor's Microwire buses.
- Synchronous serial communication.
- Master or slave operation.
- 8-frame FIFOs for both transmit and receive.
- Four to 16 bits per frame.

### 6.14 General purpose timers

The Timer/Counter is designed to count cycles of the peripheral clock (PCLK) or an externally supplied clock and optionally generate interrupts or perform other actions at specified timer values, based on four match registers. It also includes four capture inputs

Single-chip 16/32-bit microcontrollers

Three match registers can be used to provide a PWM output with both edges controlled. Again, the MR0 match register controls the PWM cycle rate. The other match registers control the two PWM edge positions. Additional double edge controlled PWM outputs require only two match registers each, since the repetition rate is the same for all PWM outputs.

With double edge controlled PWM outputs, specific match registers control the rising and falling edge of the output. This allows both positive going PWM pulses (when the rising edge occurs prior to the falling edge), and negative going PWM pulses (when the falling edge occurs prior to the rising edge).

### 6.17.1 Features

- Seven match registers allow up to six single edge controlled or three double edge controlled PWM outputs, or a mix of both types.
- The match registers also allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Supports single edge controlled and/or double edge controlled PWM outputs. Single
  edge controlled PWM outputs all go HIGH at the beginning of each cycle unless the
  output is a constant LOW. Double edge controlled PWM outputs can have either edge
  occur at any position within a cycle. This allows for both positive going and negative
  going pulses.
- Pulse period and width can be any number of timer counts. This allows complete flexibility in the trade-off between resolution and repetition rate. All PWM outputs will occur at the same repetition rate.
- Double edge controlled PWM outputs can be programmed to be either positive going or negative going pulses.
- Match register updates are synchronized with pulse outputs to prevent generation of erroneous pulses. Software must 'release' new match values before they can become effective.
- May be used as a standard timer if the PWM mode is not enabled.
- A 32-bit Timer/Counter with a programmable 32-bit Prescaler.

### 6.18 System control

### 6.18.1 Crystal oscillator

The oscillator supports crystals in the range of 1 MHz to 30 MHz. The oscillator output frequency is called  $f_{osc}$  and the ARM processor clock frequency is referred to as CCLK for purposes of rate equations, etc..  $f_{osc}$  and CCLK are the same value unless the PLL is running and connected. Refer to <u>Section 6.18.2 "PLL"</u> for additional information.

### Single-chip 16/32-bit microcontrollers

CRP1 disables access to chip via the JTAG and allows partial flash update (excluding flash sector 0) using a limited set of the ISP commands. This mode is useful when CRP is required and flash field updates are needed but all sectors can not be erased.

CRP2 disables access to chip via the JTAG and only allows full flash erase and update using a reduced set of the ISP commands.

Running an application with level CRP3 selected fully disables any access to chip via the JTAG pins and the ISP. This mode effectively disables ISP override using P0[14] pin, too. It is up to the user's application to provide (if needed) flash update mechanism using IAP calls or call reinvoke ISP command to enable flash update via UART0.

### CAUTION



If level three Code Read Protection (CRP3) is selected, no future factory testing can be performed on the device.

**Remark:** Devices without the suffix /00 or /01 have only a security level equivalent to CRP2 available.

### 6.18.5 External interrupt inputs

The LPC2109/2119/2129 include up to nine edge or level sensitive External Interrupt Inputs as selectable pin functions. When the pins are combined, external events can be processed as four independent interrupt signals. The External Interrupt Inputs can optionally be used to wake up the processor from Power-down mode.

#### 6.18.6 Memory mapping control

The Memory Mapping Control alters the mapping of the interrupt vectors that appear beginning at address 0x0000 0000. Vectors may be mapped to the bottom of the on-chip flash memory, or to the on-chip SRAM. This allows code running in different memory spaces to have control of the interrupts.

#### 6.18.7 Power control

The LPC2109/2119/2129 support two reduced power modes: Idle mode and Power-down mode. In Idle mode, execution of instructions is suspended until either a Reset or interrupt occurs. Peripheral functions continue operation during Idle mode and may generate interrupts to cause the processor to resume execution. Idle mode eliminates power used by the processor itself, memory systems and related controllers, and internal buses.

In Power-down mode, the oscillator is shut down and the chip receives no internal clocks. The processor state and registers, peripheral registers, and internal SRAM values are preserved throughout Power-down mode and the logic levels of chip output pins remain static. The Power-down mode can be terminated and normal operation resumed by either a Reset or certain specific interrupts that are able to function without clocks. Since all dynamic operation of the chip is suspended, Power-down mode reduces chip power consumption to nearly zero.

A Power Control for Peripherals feature allows individual peripherals to be turned off if they are not needed in the application, resulting in additional power savings.

Single-chip 16/32-bit microcontrollers

### 6.18.8 APB

The APB divider determines the relationship between the processor clock (CCLK) and the clock used by peripheral devices (PCLK). The APB divider serves two purposes. The first is to provide peripherals with the desired PCLK via APB so that they can operate at the speed chosen for the ARM processor. In order to achieve this, the APB may be slowed down to 1/2 to 1/4 of the processor clock rate. Because the APB must work properly at power-up (and its timing cannot be altered if it does not work since the APB divider control registers reside on the APB), the default condition at reset is for the APB to run at  $\frac{1}{4}$  of the processor clock rate. The second purpose of the APB divider is to allow power savings when an application does not require any peripherals to run at the full processor rate. Because the APB divider is connected to the PLL output, the PLL remains active (if it was running) during Idle mode.

### 6.19 Emulation and debugging

The LPC2109/2119/2129 support emulation and debugging via a JTAG serial port. A trace port allows tracing program execution. Debugging and trace functions are multiplexed only with GPIOs on Port 1. This means that all communication, timer and interface peripherals residing on Port 0 are available during the development and debugging phase as they are when the application is run in the embedded system itself.

### 6.19.1 EmbeddedICE

Standard ARM EmbeddedICE logic provides on-chip debug support. The debugging of the target system requires a host computer running the debugger software and an EmbeddedICE protocol convertor. EmbeddedICE protocol convertor converts the Remote Debug Protocol commands to the JTAG data needed to access the ARM core.

The ARM core has a Debug Communication Channel function built-in. The debug communication channel allows a program running on the target to communicate with the host debugger or another separate host without stopping the program flow or even entering the debug state. The debug communication channel is accessed as a co-processor 14 by the program running on the ARM7TDMI-S core. The debug communication channel allows the JTAG port to be used for sending and receiving data without affecting the normal program flow. The debug communication channel data and control registers are mapped in to addresses in the EmbeddedICE logic.

The JTAG clock (TCK) must be slower than  $\frac{1}{6}$  of the CPU clock (CCLK) for the JTAG interface to operate.

### 6.19.2 Embedded trace macrocell

Since the LPC2109/2119/2129 have significant amounts of on-chip memory, it is not possible to determine how the processor core is operating simply by observing the external pins. The ETM provides real-time trace capability for deeply embedded processor cores. It outputs information about processor execution to the trace port.

The ETM is connected directly to the ARM core and not to the main AMBA system bus. It compresses the trace information and exports it through a narrow trace port. An external trace port analyzer must capture the trace information under software debugger control. Instruction trace (or PC trace) shows the flow of execution of the processor and provides a list of all the instructions that were executed. Instruction trace is significantly compressed by only broadcasting branch addresses as well as a set of status signals that indicate the

### Single-chip 16/32-bit microcontrollers

pipeline status on a cycle by cycle basis. Trace information generation can be controlled by selecting the trigger resource. Trigger resources include address comparators, counters and sequencers. Since trace information is compressed the software debugger requires a static image of the code being executed. Self-modifying code can not be traced because of this restriction.

### 6.19.3 RealMonitor

RealMonitor is a configurable software module, developed by ARM Inc., which enables real time debug. It is a lightweight debug monitor that runs in the background while users debug their foreground application. It communicates with the host using the DCC (Debug Communications Channel), which is present in the EmbeddedICE logic. The LPC2109/2119/2129 contain a specific configuration of RealMonitor software programmed into the on-chip flash memory.

LPC2109\_2119\_2129

### 7. Limiting values

#### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD(1V8)</sub>	supply voltage (1.8 V)		<u>[2]</u> –0.5	+2.5	V
V <sub>DD(3V3)</sub>	supply voltage (3.3 V)		<u>[3]</u> –0.5	+3.6	V
V <sub>DDA(3V3)</sub>	analog supply voltage (3.3 V)		-0.5	+4.6	V
VIA	analog input voltage		-0.5	+5.1	V
VI	input voltage	5 V tolerant I/O pins	<u>[4][5]</u> –0.5	+6.0	V
		other I/O pins	<u>[4][6]</u> –0.5	V <sub>DD(3V3)</sub> + 0.5	V
I <sub>DD</sub>	supply current		<u>[7][8]</u>	100	mA
I <sub>SS</sub>	ground current		[8][9] _	100	mA
Tj	junction temperature		-	150	°C
T <sub>stg</sub>	storage temperature		<u>[10]</u> –65	+150	°C
P <sub>tot(pack)</sub>	total power dissipation (per package)	based on package heat transfer, not device power consumption	-	1.5	W
V <sub>esd</sub>	electrostatic discharge voltage	human body model; all pins	<u>[11]</u> –2000	+2000	V

[1] The following applies to Table 5:

a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.

[2] Internal rail.

[3] External rail.

- [4] Including voltage on outputs in 3-state mode.
- [5] Only valid when the  $V_{DD(3V3)}$  supply voltage is present.
- [6] Not to exceed 4.6 V.
- [7] Per supply pin.
- [8] The peak current is limited to 25 times the corresponding maximum current.
- [9] Per ground pin.
- [10] Dependent on package type.
- [11] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k $\Omega$  series resistor.

### Single-chip 16/32-bit microcontrollers

#### Conditions Symbol Parameter Min Max Unit Тур VIA analog input voltage 0 V<sub>DDA</sub> V analog input 1 pF Cia \_ \_ capacitance [1][2][3] $E_D$ differential linearity \_ ±1 LSB error [1][4] \_ integral non-linearity ±2 LSB E<sub>L(adj)</sub> -[1][5] Eo offset error -±3 LSB [1][6] \_ $E_{G}$ gain error -±0.5 % [1][7] \_ ET absolute error -±4 LSB

Table 7. ADC static characteristics

 $V_{DDA}$  = 2.5 V to 3.6 V unless otherwise specified;  $T_{amb}$  = -40 °C to +85 °C unless otherwise specified. ADC frequency 4.5 MHz.

[1] Conditions:  $V_{SSA} = 0 V$ ,  $V_{DDA} = 3.3 V$ .

[2] The ADC is monotonic, there are no missing codes.

[3] The differential linearity error (E<sub>D</sub>) is the difference between the actual step width and the ideal step width. See Figure 4.

[4] The integral non-linearity (E<sub>L(adj)</sub>) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See <u>Figure 4</u>.


[5] The offset error (E<sub>O</sub>) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 4.

[6] The gain error (E<sub>G</sub>) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See <u>Figure 4</u>.


[7] The absolute voltage error (E<sub>T</sub>) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See Figure 4.


LPC2109\_2119\_2129


### LPC2109/2119/2129




### LPC2109/2119/2129










### LPC2109/2119/2129







### LPC2109/2119/2129



temperatures

Table 8.	Typical LPC2109/01 peripheral power consumption in active mode
Core volta	ge 1.8 V; $T_{amb} = 25 \ ^{\circ}C$ ; all measurements in $\mu A$ ; PCLK = $^{CCLK}/_{4}$ .

Peripheral	CCLK = 12 MHz	CCLK = 48 MHz	CCLK = 60 MHz
Timer0	43	141	184
Timer1	46	150	180
UART0	98	320	398
UART1	103	351	421
PWM0	103	341	407
I <sup>2</sup> C-bus	9	37	53
SPI0/1	6	27	29
RTC	16	55	78
ADC	33	128	167
CAN1	230	764	914

### 9. Dynamic characteristics

#### Table 10. Dynamic characteristics

 $T_{amb} = -40 \degree C$  to +85  $\degree C$  for industrial applications;  $V_{DD(1V8)}$ ,  $V_{DD(3V3)}$  over specified ranges.[1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
External cloc	:k					
f <sub>osc</sub>	oscillator frequency	supplied by an external oscillator (signal generator)	1	-	50	MHz
		external clock frequency supplied by an external crystal oscillator	1	-	30	MHz
		external clock frequency if on-chip PLL is used	10	-	25	MHz
		external clock frequency if on-chip bootloader is used for initial code download	10	-	25	MHz
T <sub>cy(clk)</sub>	clock cycle time		20	-	1000	ns
t <sub>CHCX</sub>	clock HIGH time		$T_{\text{cy(clk)}} \times 0.4$	-	-	ns
t <sub>CLCX</sub>	clock LOW time		$T_{\text{cy(clk)}} \times 0.4$	-	-	ns
t <sub>CLCH</sub>	clock rise time		-	-	5	ns
t <sub>CHCL</sub>	clock fall time		-	-	5	ns
Port pins (ex	cept P0[2] and P0[3])					
t <sub>r</sub>	rise time		-	10	-	ns
t <sub>f</sub>	fall time		-	10	-	ns
I <sup>2</sup> C-bus pins	(P0[2] and P0[3])					
t <sub>f</sub>	fall time	$V_{IH}$ to $V_{IL}$	[2] $20 + 0.1 \times C_{b}$	, -	-	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Bus capacitance C<sub>b</sub> in pF, from 10 pF to 400 pF.

Product data sheet

Single-chip 16/32-bit microcontrollers

### 11. Abbreviations

Table 11.	Abbreviations
Acronym	Description
ADC	Analog-to-Digital Converter
AMBA	Advanced Microcontroller Bus Architecture
APB	Advanced Peripheral Bus
CAN	Controller Area Network
CPU	Central Processing Unit
DCC	Debug Communications Channel
FIFO	First In, First Out
GPIO	General Purpose Input/Output
I/O	Input/Output
PLL	Phase-Locked Loop
PWM	Pulse Width Modulator
RAM	Random Access Memory
SPI	Serial Peripheral Interface
SRAM	Static Random Access Memory
SSI	Synchronous Serial Interface
SSP	Synchronous Serial Port
TTL	Transistor-Transistor Logic
UART	Universal Asynchronous Receiver/Transmitter

LPC2109\_2119\_2129