



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	FR60Lite RISC
Core Size	32-Bit Single-Core
Speed	33MHz
Connectivity	UART/USART
Peripherals	DMA, WDT
Number of I/O	49
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 11x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f267apmc-ge1

(Continued)

• Internal peripheral functions

	MB91V265A	MB91F267A	MB91F267NA	MB91267A	MB91267NA	
	Evaluation product	Flash memory product		MASK ROM product		
Package	PGA-401 (Lead pitch 2.54 mm interstitial)	LQFP-64 (Lead pitch 0.65 mm)				
ROM/Flash size	External SRAM		128 K	(bytes		
RAM size	24 Kbytes	4 Kbytes				
C-CAN	1 channel	No	1 channel	No	1 channel	

• A/D converter (sequential comparison type)

Resolution: 8/10 bits: 4 channels × 1 unit, 7 channels × 1 unit

Conversion time: 1.2 µs (Minimum conversion time system clock at 33 MHz)

1.35 μs (Minimum conversion time system clock at 20 MHz)

- External interrupt input : 8 channels
- Bit search module (for REALOS)

Function for searching the MSB (upper bit) in each word for the first 1-to-0 inverted bit position

- C-CAN 32MSB: 1 channel (loaded in MB91267NA/F267NA)
- UART (Full-duplex double buffer): 2 channels

Selectable parity On/Off

Asynchronous (start-stop synchronized) or clock-synchronous communications selectable

Internal timer for dedicated baud rate (U-TIMER) on each channel

External clock can be used as transfer clock

Error detection function for parity, frame, and overrun errors

- 8/16-bit PPG timer: 8 channels (at 8-bit) / 4 channels (at 16-bit)
- Timing generator
- 16-bit reload timer: 3 channels (with cascade mode, without output of reload timer 0)
- 16-bit free-run timer: 3 channels
- 16-bit PWC timer: 1 channel
- Input capture : 4 channels (interface with free-run timer)
- Output compare: 6 channels (interface with free-run timer)
- Waveform generator

Various waveforms which are generated by using output compare, 16-bit PPG timer 0, and 16-bit dead timer

• SUM of products macro

RAM : instruction RAM (I-RAM) 256×16 -bit coefficient RAM (X-RAM) 64×16 -bit variable RAM (Y-RAM) 64×16 -bit

Execution of 1 cycle MAC (16-bit × 16-bit + 40 bits)

Operation results are extracted rounded from 40 to 16 bits

• DMAC (DMA Controller) : 5 channels

Operation of transfer and activation by internal peripheral interrupts and software

- Watchdog timer
- Low-power consumption mode

Sleep/stop function

- Package: LQFP-64
- Technology : CMOS 0.35 μm
- Power supply : 1-power supply (Vcc = 4.0 V to 5.5 V)

Pin no.	Pin name	I/O Circuit type*1	Description
	INT6		External interrupt input terminal. Since this input is used as required while the corresponding external interrupt is enabled, the port output must remain off unless intentionally used.
	PPG5		Output terminal of PPG timer 5. This function becomes valid when output of PPG timer 5 is set to enabled.
32	RX0	E	RX0 input terminal of C-CAN0 (MB91267NA/F267NA). Since this input is used as required while the RX0 input is enabled, port output must remain off unless intentionally used.
	P16		General purpose input/output port. This function becomes valid when output of PPG timer 5 and RX0 input*2 of C-CAN0 are set to disabled.
	PPG6		Output terminal of PPG timer 6. This function becomes valid when output of PPG timer 6 is set to enabled.
33	TX0	D	TX0 output terminal of C-CAN0 (MB91267NA/F267NA) . This function becomes valid when TX0 output of C-CAN0 is set to enabled.
	P17		General purpose input/output port. This function becomes valid when output of PPG timer 6 and TX0 output*2 of C-CAN0 are set to disabled.
,	ADTG1	D	External trigger input terminal of A/D converter 1. Since this input is used as required while it selects as A/D activation trigger cause, the port output must remain off unless intentionally used.
34	IC2		Trigger input terminal of input capture 2. The port can serve as an input when set for input with the setting of the input capture trigger input. When the port is used for input capture input, this input is used as required. The port output must therefore remain off unless intentionally used.
	P20		General purpose input/output port. This function becomes valid when the setting of the external trigger input of A/D converter 1 or the setting of the input capture trigger input is set to disabled.
	ADTG2		External trigger input terminal of A/D converter 2. Since this input is used as required while it selects as A/D activation trigger cause, the port output must remain off unless intentionally used.
35	IC3		Trigger input terminal of input capture 3. The port can serve as an input when set for input with the setting of the input capture trigger input. When the port is used for input capture input, this input is used as required. The port output must therefore remain off unless intentionally used.
	P21		General purpose input/output port. This function becomes valid when the setting of the external trigger input of A/D converter 2 or the setting of the input capture trigger input is set to disabled.
36	PWI0	D	Pulse width counter input of PWC timer 0 This function becomes valid when pulse width counter input of PWC timer 0 is set to enabled.
50	P22	U	General purpose input/output port. This function becomes valid when pulse width counter input of PWC timer 0 is set to disabled. (Continued)

Pin no.	Pin name	I/O Circuit type*1	Description
INT7			External interrupt input terminal. Since this input is used as required while the corresponding external interrupt is enabled, the port output must remain off unless intentionally used.
50	PPG7	Е	Output terminal of PPG timer 7. This function becomes valid when output of PPG timer 7 is set to enabled.
	P36		General purpose input/output port. This function becomes valid when output of PPG timer 7 is set to disabled.
51	INIT	I	External reset input terminal.
52	RTO5	J	Waveform generator output terminal of multi-function timer. This terminal outputs waveform set at the waveform generator. This function becomes valid when waveform generator output of multi-function timer is set to enabled.
	P35		General purpose input/output port. This function becomes valid when output of waveform generator is set to disabled.
53	RTO4	J	Waveform generator output terminal of multi-function timer. This terminal outputs waveform set at the waveform generator. This function becomes valid when waveform generator output of multi-function timer is set to enabled.
	P34		General purpose input/output port. This function becomes valid when output of waveform generator is set to disabled.
54	8TO3 54 J P33		Waveform generator output terminal of multi-function timer. This terminal outputs waveform set at the waveform generator. This function becomes valid when waveform generator output of multi-function timer is set to enabled.
			General purpose input/output port. This function becomes valid when output of waveform generator is set to disabled.
55	RTO2		Waveform generator output terminal of multi-function timer. This terminal outputs waveform set at the waveform generator. This function becomes valid when waveform generator output of multi-function timer is set to enabled.
	P32		General purpose input/output port. This function becomes valid when output of waveform generator is set to disabled.
56	RTO1	J	Waveform generator output terminal of multi-function timer. This terminal outputs waveform set at the waveform generator. This function becomes valid when waveform generator output of multi-function timer is set to enabled.
	P31		General purpose input/output port. This function becomes valid when output of waveform generator is set to disabled.
57	RTO0	J	Waveform generator output terminal of multi-function timer. This terminal outputs waveform set at the waveform generator. This function becomes valid when waveform generator output of multi-function timer is set to enabled.
P30			General purpose input/output port. This function becomes valid when output of waveform generator is set to disabled.
58	INT0	E	External interrupt input terminal. Since this input is used as required while the corresponding external interrupt is enabled, the port output must remain off unless intentionally used.
	P40		General purpose input/output port. This function becomes valid when external interrupt input is set to disabled.

(Continued)

Pin no.	Pin name	I/O Circuit type*1	Description
59	INT1	E	External interrupt input terminal. Since this input is used as required while the corresponding external interrupt is enabled, the port output must remain off unless intentionally used.
P41			General purpose input/output port. This function becomes valid when external interrupt input is set to disabled.
60	60 INT2 P42		External interrupt input terminal. Since this input is used as required while the corresponding external interrupt is enabled, the port output must remain off unless intentionally used.
			General purpose input/output port. This function becomes valid when external interrupt input is set to disabled.
61	INT3	E	External interrupt input terminal. Since this input is used as required while the corresponding external interrupt is enabled, the port output must remain off unless intentionally used.
	P43		General purpose input/output port. This function becomes valid when external interrupt input is set to disabled.


^{*1 :} For the I/O circuit type, refer to "■ I/O CIRCUIT TYPE "


• Power supply and GND pins

Pin no.	Pin name	Description
16, 48	Vss	GND pins. Apply equal potential to all of the pins.
17	Vcc	Power supply pin. Apply equal potential to all of the pins.
64	AVcc	Analog power supply pin for A/D converter.
63	AVRH2	Analog reference power supply pin for A/D converter 2.
62	AVRH1	Analog reference power supply pin for A/D converter 1.
1	AVss	Analog GND pin for A/D converter.
15	С	Condenser connection pin for internal regulator.
2	ACC	Condenser connection pin for analog.

^{*2 :} C-CAN is set in MB91267NA/F267NA.

■ I/O CIRCUIT TYPE





Order of power turning ON/OFF

Use the following procedure for turning the power on or off.

Note that, even if the A/D converter is not used, keep the following pins connected with the level as described below.

AVcc = Vcc level

AVss = Vss level

- When Powering ON: Vcc→AVcc→AVRH
- When Powering OFF : AVRH→AVcc→Vcc

About Oscillation Input at Power On

When turning the power on, maintain clock input until the device is released from the oscillation stabilization wait state.

Notes on the PS register

As the PS register is processed by some instructions in advance, exception handling below may cause the interrupt handling routine to break when the debugger is used or the display contents of flags in the PS register to be updated.

As the microcontroller is designed to carry out reprocessing correctly upon returning from such an EIT event, it performs operations before and after the EIT as specified in either case.

- The following operations may be performed when the instruction immediately followed by a DIVOU/DIVOS instruction is (a) acceptance of a user interrupt, (b) single-stepped, or (c) breaks in response to a data event or emulator menu:
 - 1) The D0 and D1 flags are updated in advance.
 - 2) An EIT handling routine (user interrupt or emulator) is executed.
 - 3) Upon returning from the EIT, the DIVOU/DIVOS instruction is executed, and the D0 and D1 flags are updated to the same values as in 1).
- The following operations are performed when the ORCCR/STILM/MOVRi and PS instructions are executed to allow the interrupt.
 - 1) The PS register is updated in advance.
 - 2) An EIT handling routine (user interrupt) is executed.
 - 3) Upon returning from the EIT, the above instructions are executed, and the PS register is updated to the same value as in 1).

Watchdog Timer

The watchdog timer built in this model monitors a program that it defers a reset within a certain period of time. The watchdog timer resets the CPU if the program runs out of controls, preventing the reset defer function from being executed. Once the function of the watchdog timer is enabled, therefore, the watchdog timer keeps on operating programs until it resets the CPU.

As an exception, the watchdog timer defers a reset automatically under the condition in which the CPU stops program execution.

For those conditions to which this exception applies, refer to " NOTE ON DEBUGGER".

■ NOTE ON DEBUGGER

Step execution of RETI command

If an interrupt occurs frequently during step execution, the corresponding interrupt handling routine is executed repeatedly after step execution.

This will prevent the main routine and low-interrupt-level programs from being executed.

Do not execute step of RETI instruction for escape.

Disable the corresponding interrupt and execute debugger when the corresponding interrupt handling routine no longer needs debugging.

Operand break

Do not apply a data event break to access to the area containing the address of a system stack pointer.

Execution in an unused area of flash memory

Accidentally executing an instruction in an unused area of flash memory (with data placed at 0xFFFF) prevents breaks from being accepted.

To prevent this, the code event address mask function of the debugger should be used to cause a break when accessing an instruction in an unused area.

Power-on debugging

All of the following three conditions must be satisfied when the power supply is turned off by power-on debugging.

- (1) The time for the user power to fall from 0.9 Vcc to 0.5 Vcc is 25 μs or longer. Note: In a dual-power system, Vcc indicates the external I/O power supply voltage.
- (2) CPU operating frequency must be higher than 1 MHz.
- (3) During execution of user program

• Interrupt handler for NMI request (tool)

Add the following program to the interrupt handler to prevent the device from malfunctioning in case the factor flag to be set only in response to a break request from the ICE is set, for example, by an adverse effect of noise to the DSU pin while the ICE is not connected. Enable to use the ICE while adding this program.

Additional location

Next interrupt handler

Interrupt source : NMI request (tool)

Interrupt number : #13 (decimal), 0D (hexadecimal)

Offset : 3C8H

Address TBR is default : 000FFFC8H

Additional program

STM (R0, R1)

LDI #B00н, R0; : B00н is the address of DSU break factor register.

LDI #0, R1


STB R1, @R0 : Clear the break factor register.

LDM (R0, R1)

RETI

■ I/O MAP

[How to read the table]



Note: Initial values of register bits are represented as follows:

"1": Initial Value "1"

" 0 ": Initial Value " 0 "

" X ": Initial Value " undefined"

" - " : No physical register at this location

Access is barred with an undefined data access attribute.

A -1 -1			Disals			
Address	+ 0	+ 1	+ 2	+ 3	Block	
000000н	PDR0 [R/W] B, H, W XXXXXXXX	PDR1 [R/W] B, H, W XXXXXXXX	PDR2 [R/W] B, H, W XXXXXXXX	PDR3 [R/W] B, H, W XXXXXXXX		
000004н	PDR4 [R/W] B, H, W -XXXXXXX	PDR5 [R/W] B, H, W XXXXXXXX	_	_	Port data	
000008н, 00000Сн		<u> </u>				
000010н	PDRG [R/W] B, H, W		_			
000014н to 00003Сн		_				
000040н	EIRR0 [R/W] B, H, W 00000000	ENIR0 [R/W] B, H, W 00000000		W] B, H, W 00000000	External interrupt (INT0 to INT7)	
000044н	DICR [R/W] B, H, W	HRCL [R/W, R] B, H, W 011111	_	_	Delay interrupt/ Hold request	
000048н	TMRLR0 XXXXXXXX			R] H, W XXXXXXX	Reload	
00004Сн	_	_	TMCSR0 [R/W, R] B, H, W 00000 00000000		timer 0	
000050н	TMRLR1 XXXXXXXX		TMR1 [XXXXXXXX	Reload		
000054н	_	_	TMCSR1 [R/\00000	timer 1		
000058н	TMRLR2 XXXXXXXX		TMR2 [XXXXXXXX	Reload timer 2		
00005Сн	_	_	TMCSR2 [R/\ 00000			
000060н	SSR0 [R/W, R] B, H, W 00001000	SIDR0 [R]/SODR0[W] B, H, W XXXXXXXX	SCR0 [R/W] B, H, W 00000100	SMR0 [R/W, W] B, H, W 000-0-	UART0	
000064н	UTIM0 [R] H / 00000000		DRCL0 [W] B	UTIMC0 [R/W] B 000001	U-TIMER 0	
000068н	SSR1 [R/W, R] B, H, W 00001000	SIDR1 [R]/SODR1[W] B, H, W XXXXXXXX	SCR1 [R/W] B, H, W 00000100	SMR1 [R/W] B, H, W 000-0-	UART1	
00006Сн	UTIM1 [R] H / UTIMR1 [W] H 00000000 00000000		DRCL1 [W] B UTIMC1 [R/W] B 000001		U-TIMER 1	
000070н to 00007Сн		_			Reserved	
000080н	ADCH1 [R/W] B, H, W XXXX0XX0	ADMD1 [R/W] B, H, W 00001111	ADCD11 [R] B, H, W XXXXXXXX	ADCD10 [R] B, H, W XXXXXXXX	A/D	
000084н	ADCS1 [R/W, W] B, H, W 00000X00	_	AICR1 [R/W] B, H, W	_	converter 1/ AICR1	

Address	Register						
Audress	+ 0	+ 1	+ 2	+ 3	Block		
00015Сн	CPCLRBH2, CP CPCLRH2, CPCI 111111111 1	LRL2 [R] H, W		TL2 [R/W] H, W 000000000	16-bit free-run		
000160н	TCCSH2 [R/W] B, H, W 00000000	TCCSL2 [R/W] B, H, W 01000000	-	_	timer 2		
000164н		_			Reserved		
000168н	_	FSR2 [R/W] B, H, W 00000000	FSR1 [R/W] B, H, W 0000	FSR0 [R/W] B, H, W 00000000	FRT selector		
00016Сн					Decembed		
to 0001A4н		_			Reserved		
0001А8н	CANPRE [R, R/W] B, H, W 00000000		_		C-CAN*1 prescaler		
0001ACн to 0001FCн	_						
000200н		DMACA0 [R/W 00000000 0000XXXX XX					
000204н		DMACB0 [R/V 00000000 00000000 XX)					
000208н		DMACA1 [R/W 00000000 0000XXXX XX			DMAC		
00020Сн		DMACB1 [R/V 00000000 00000000 XXX	XXXXXX XXXXXXXX				
000210н	(DMACA2 [R/W] 00000000 0000XXXX XX	XXXXXX XXXXXXXX				
000214н		DMACB2 [R/V 00000000 00000000 XX)	XXXXXX XXXXXXXX				
000218н	(DMACA3 [R/W]	XXXXXX XXXXXXXX		_		
00021Сн		DMACB3 [R/V 00000000 00000000 XX)	XXXXXX XXXXXXXX		_		
000220н	(DMACA4 [R/W]	XXXXXX XXXXXXXX		_		
000224н	DMACB4 [R/W] B, H, W 00000000 00000000 XXXXXXXX XXXXXXX						
000228н to 00023Сн	_						
000240н	DMACR [R/W] B 0XX00000 XXXXXXXX XXXXXXXX						
000244н to 000398н		_			Reserved		

Address		Reg	gister		Block		
Address	+ 0	+ 1	+ 2	+ 3	DIOCK		
00039Сн			_				
0003А0н	DSP-PC [R/W] XXXXXXXX	DSP-CSR [R/W, R, W] 00000000		Y [R/W] X XXXXXXXX			
0003А4н		OT0 [R] (XXXXXXXX		OT1 [R] (XXXXXXXX			
0003А8н		OT2 [R] (XXXXXXXX		OT3 [R] (XXXXXXXX	16-bit MAC		
0003АСн	_						
0003В0н	XXXXXXX XXXXXXXX XXXXXXXX						
0003В4н	DSP-OT6[R] DSP-OT7 [R] XXXXXXXXX XXXXXXXX						
0003В8н			_				
0003BСн							
to 0003EСн	_						
0003F0н	BSD0 [W] W XXXXXXXX XXXXXXXX XXXXXXXX						
0003F4н	BSD1 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX						
0003F8н			C [W] W C XXXXXXX XXXXXXX	X	module		
0003FСн			RR [R] (XXXXXXXX XXXXXXX	X			
000400н	DDR0 [R/W] B, H, W 00000000	DDR1 [R/W] B, H, W 00000000	DDR2 [R/W] B, H, W 00000000	DDR3 [R/W] B, H, W 00000000			
000404н	DDR4 [R/W] B, H, W -0000000	DDR5 [R/W] B, H, W 00000000	-	_	Data		
000408н, 00040Сн			_		direction register		
000410н	DDRG [R/W] B, H, W		_				
000414н to					Reserved		
00041Сн					110001100		
000420н	PFR0 [R/W] B, H, W 00	PFR1 [R/W] B, H, W 0-0-00-0	-	_			
000424н to 00042Сн					Port function register		
000430н		_		PTFR0 [R/W] B, H, W 00000000			

Addross	Register					
Address	+ 0	+ 1	+ 2	+ 3	Block	
020054н		10 [R/W] 00000000	IF2DTB2 00000000			
020060н	R	eserved (IF2 data mirror	, little endian byte orderir	ng)		
020080н	TREQR20 [R] 00000000 00000000		TREQR10 [R] 00000000 00000000			
020084н						
020090н	NEWDT20 [R] 00000000 00000000		NEWDT10 [R] 00000000 00000000		C-CAN*1	
020094н		Reserved (>321	28 Message buffer)			
0200А0н		D20 [R] 00000000	INTPNI 00000000			
0200А4н	Reserved (>32128 Message buffer)					
0200В0н	MESVA 00000000	L20 [R] 00000000	MESVA 00000000			
0200В4н		Reserved (>321	28 Message buffer)			

^{*1:} C-CAN is loaded in MB91267NA/F267NA.

- Notes: The initial value of FLWC (7004_H) is "00010011_B" on EVA tool. Writing "00000011_B" on the evaluation model has no effect on its operation.
 - Do not execute Read Modify Write instructions on registers having a write-only bit.
 - Data is undefined in reserved or (-) area.

^{*2:} The lower 16 bits (DTC15 to DTC0) of DMACA0 to DMACA4 cannot be accessed in bytes.

	Interrup	number	Interrint		TBR default
Interrupt source	Decimal	Hexa- decimal	Interrupt level	Offset	address
UART1(Reception completed)	33	21	ICR17	378н	000FFF78н
UART1 (RX completed)	34	22	ICR18	374н	000FFF74н
C-CAN0*	35	23	ICR19	370н	000FFF70н
System reserved	36	24	ICR20	36Сн	000FFF6Сн
16-bit MAC	37	25	ICR21	368н	000FFF68н
PPG0/PPG1	38	26	ICR22	364н	000FFF64н
PPG2/PPG3	39	27	ICR23	360н	000FFF60н
PPG4/PPG5/PPG6/PPG7	40	28	ICR24	35Сн	000FFF5Сн
System reserved	41	29	ICR25	358н	000FFF58н
Waveform0/1/2 (underflow)	42	2A	ICR26	354н	000FFF54н
Free-run timer 1 (compare clear)	43	2B	ICR27	350н	000FFF50н
Free-run timer 1 (zero detection)	44	2C	ICR28	34Сн	000FFF4Сн
Free-run timer 2 (compare clear)	45	2D	ICR29	348н	000FFF48н
Free-run timer 2 (zero detection)	46	2E	ICR30	344н	000FFF44н
Timebase timer overflow	47	2F	ICR31	340н	000FFF40н
Free-run timer 0 (compare clear)	48	30	ICR32	33Сн	000FFF3Сн
Free-run timer 0 (zero detection)	49	31	ICR33	338н	000FFF38н
System reserved	50	32	ICR34	334н	000FFF34н
A/D converter 1	51	33	ICR35	330н	000FFF30н
A/D converter 2	52	34	ICR36	32Сн	000FFF2Сн
PWC0 (measurement completed)	53	35	ICR37	328н	000FFF28н
System reserved	54	36	ICR38	324н	000FFF24н
PWC0 (overflow)	55	37	ICR39	320н	000FFF20н
System reserved	56	38	ICR40	31Сн	000FFF1Сн
ICU0 (capture)	57	39	ICR41	318н	000FFF18н
ICU1 (capture)	58	3A	ICR42	314н	000FFF14н
ICU2/3 (capture)	59	3B	ICR43	310н	000FFF10н
OCU0/1 (match)	60	3C	ICR44	30Сн	000FFF0Сн
OCU2/3 (match)	61	3D	ICR45	308н	000FFF08н
OCU4/5 (match)	62	3E	ICR46	304н	000FFF04н
Delay interrupt source bit	63	3F	ICR47	300н	000FFF00н
System reserved (Used by REALOS)	64	40		2FCн	000FFEFCн
System reserved (Used by REALOS)	65	41		2F8 _H	000FFEF8н

(3) UART Timing

(Vcc = 4.0 V to 5.5 V, Vss = AVss = 0 V)


Parameter	Symbol	Pin Name	Conditions	Value		Unit
Faranietei	Syllibol	riii Naiile	Conditions	Min	Max	Offic
Serial clock cycle time	tscyc	SCK0, SCK1		8 tcycp	_	ns
$SCK \downarrow o SOT$ delay time	tsLOV	SCK0, SCK1, SOT0, SOT1	Internal shift	- 80	+ 80	ns
Valid SIN → SCK \uparrow	t ıvsh	SCK0, SCK1, SIN0, SIN1	clock mode	100	_	ns
SCK $\uparrow \rightarrow$ valid SIN hold time	t sнıx	SCK0, SCK1, SIN0, SIN1		60	_	ns
Serial clock "H" pulse width	t shsl	SCK0, SCK1		4 tcycp		ns
Serial clock "L" pulse width	t slsh	SCK0, SCK1		4 tcycp	_	ns
$SCK \downarrow \to SOT$ delay time	tsLOV	SCK0, SCK1, SOT0, SOT1	External shift	_	150	ns
Valid SIN → SCK ↑	t ıvsh	SCK0, SCK1, SIN0, SIN1	clock mode	60	_	ns
SCK $\uparrow \rightarrow$ valid SIN hold time	tsнıх	SCK0, SCK1, SIN0, SIN1		60		ns

Notes: • The above ratings are the values for clock synchronous mode.

[•] tcycp indicates the peripheral clock cycle time.

Definition of A/D Converter Terms

- Resolution : Analog variation that is recognized by an A/D converter.
- Linearity error : Zero transition point (00 0000 0000 ←→ 00 0000 0001) and full-scale transition point.
 Difference between the line connected (11 1111 1110 ←→ 11 1111 1111) and actual conversion characteristics.
- Differential linearity error: Deviation of input voltage, that is required for changing output code by 1 LSB, from an ideal value.
- Total error: This error indicates the difference between actual and ideal values, including the zero transition error/full-scale transition error/linearity error..



$$\frac{\text{1LSB'}}{\text{(Ideal value)}} = \frac{\text{AVRH} - \text{AVss}}{1024} \text{ [V]} \quad \text{Total error of digital output N} = \frac{\text{V}_{\text{NT}} - \{1 \text{ LSB'} \times (N-1) + 0.5 \text{ LSB'}\}}{1 \text{ LSB'}}$$

N: A/D converter digital output value


 V_{NT} : A voltage at which digital output transits from $(N + 1)_H$ to N_H .

Vot' (Ideal value) = AVss + 0.5LSB' [V]

V_{FST}' (Ideal value) = AVRH - 1.5 LSB' [V]

■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
_		Deleted the MB91266A (MASK ROM Product) Added the MB91267A and MB91267NA (MASK ROM Product)



FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387 http://jp.fujitsu.com/fml/en/

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122

Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

http://www.fmk.fujitsu.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD.

151 Lorong Chuan, #05-08 New Tech Park,
Singapore 556741

Tel: +65-6281-0770 Fax: +65-6281-0220

http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm.3102, Bund Center, No.222 Yan An Road(E), Shanghai 200002, China Tel: +86-21-6335-1560 Fax: +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD.

10/F., World Commerce Centre, 11 Canton Road
Tsimshatsui, Kowloon
Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269
http://cn.fujitsu.com/fmc/tw

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.