

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

-XF

Product Status	Active
Core Processor	ARM® Cortex®-A5
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	500MHz
Co-Processors/DSP	Multimedia; NEON [™] MPE
RAM Controllers	LPDDR1, LPDDR2, LPDDR3, DDR2, DDR3, DDR3L, QSPI
Graphics Acceleration	Yes
Display & Interface Controllers	Keyboard, LCD, Touchscreen
Ethernet	10/100Mbps (1)
SATA	-
USB	USB 2.0 + HSIC
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	ARM TZ, Boot Security, Cryptography, RTIC, Secure Fusebox, Secure JTAG, Secure Memory, Secure RTC
Package / Case	196-TFBGA, CSBGA
Supplier Device Package	196-TFBGA (11x11)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsama5d22a-cnr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

8.1 Embedded Memories

8.1.1 Internal SRAM

The SAMA5D2 embeds a total of 128 Kbytes of high-speed SRAM. After reset, and until the Remap command is performed, the SRAM is accessible at address 0x0020 0000. When the AXI Bus Matrix is remapped, the SRAM is also available at address 0x0.

The device features a second 128-Kbyte SRAM that can be allocated either to the L2 cache controller or used as an internal SRAM. After reset, this block is connected to the system SRAM, making the two 128-Kbyte RAMs contiguous. The SRAM_SEL bit, located in the SFR_L2CC_HRAMC register, is used to reassign this memory as a L2 cache memory.

8.1.2 Internal ROM

The product embeds one 160-Kbyte secured internal ROM mapped at address 0 after reset. The ROM contains a standard and secure bootloader as well as the BCH (Bose, Chaudhuri and Hocquenghem) code tables for NAND Flash ECC correction. The memory area containing the secure boot is automatically hidden after the execution of the secure boot while the one containing the code tables for ECC remains visible.

8.1.3 Boot Strategies

For standard boot strategies, refer to Section 16. "Standard Boot Strategies" of this datasheet.

For secure boot strategies, refer to the document "SAMA5D2x Secure Boot Strategy", document no. 44040 (Non-Disclosure Agreement required).

8.2 External Memory

The SAMA5D2 offers connections to a wide range of external memories or to parallel peripherals.

8.2.1 External Bus Interface

The External Bus Interface (EBI) is a 16-bit wide interface working at MCK/2.

The EBI supports:

- Static memories
- 8-bit NAND Flash with 32-bit BCH ECC
- 16-bit NAND Flash

EBI I/Os accept three drive levels (Low, Medium, High) to avoid overshoots and provide the best performances according to the bus load and external memories voltage.

The drive levels are configured with the DRVSTR field in the PIO Configuration Register (PIO_CFGRx) if the corresponding line is nonsecure or the Secure PIO Configuration Register (S_PIO_CFGRx) if the I/O line is secure.

At reset, the selected drive is low. The user must make sure to program the correct drive according to the device load. The I/O embeds serial resistors for impedance matching.

8.2.2 Supported Memories on DDR2/DDR3/LPDDR1/LPDDR2/LPDDR3 Interface

- 16-bit or 32-bit external interface
- 512 Mbytes of address space on DDR CS and DDR/AES CS in 32-bit mode
- 256 Mbytes of address space on DDR CS and DDR/AES CS in 16-bit mode
- Supports 16-bit or 32-bit 8-bank DDR2, DDR3, LPDDR1, LPDDR2 and LPDDR3 memories
- Automatic drive level control
- Multiport
- · Scramblable data path
- Port 0 of this interface has an embedded automatic AES encryption and decryption mechanism (refer to Section 59. "Advanced Encryption Standard Bridge (AESB)"). Writing to or reading from the address 0x40000000 may trigger the encryption and decryption mechanism depending on the AESB on External Memories configuration.
- TrustZone: The multiport feature of this interface implies TrustZone configuration constraints. Refer to Section 18.12 "TrustZone Extension to AHB and APB" for more details.

8.2.3 Supported Memories on Static Memories and NAND Flash Interfaces

The Static Memory Controller is dedicated to interfacing external memory devices:

• Asynchronous SRAM-like memories and parallel peripherals

14.5.16 L2CC Cache Synchronization Register

Name:	L2CC_CSR						
Address:	0x00A00730						
Access:	Read/Write						
31	30	29	28	27	26	25	24
-	-	-	-	—	-	—	-
23	22	21	20	19	18	17	16
_	-	-	-	_	-	—	-
15	14	13	12	11	10	9	8
-	-	-	-	-	-	—	-
7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	С

C: Cache Synchronization Status

0: No background operation is in progress. When written, must be zero.

1: A background operation is in progress.

14.5.18 L2CC Invalidate Way Register

Name:	L2CC_IWR						
Address:	0x00A0077C						
Access:	Read/Write						
31	30	29	28	27	26	25	24
_	-	_	-	—	-	_	-
23	22	21	20	19	18	17	16
-	-	-	-	—	-	-	-
15	14	13	12	11	10	9	8
_	-	-	-	_	-	-	-
7	6	5	4	3	2	1	0
WAY	7 WAY6	WAY5	WAY4	WAY3	WAY2	WAY1	WAY0

WAYx: Invalidate Way Number x

0: The corresponding way is totally invalidated.

1: Invalidates the way. This bit is read as '1' as long as invalidation of the way is in progress.

19.3 Special Function Registers (SFR) User Interface

Offset ⁽¹⁾	Register	Name	Access	Reset
0x00	Reserved	-	_	_
0x04	DDR Configuration Register	SFR_DDRCFG	Read/Write	0x01
0x08–0x0C	Reserved	-	_	_
0x10	OHCI Interrupt Configuration Register	SFR_OHCIICR	Read/Write	0x0
0x14	OHCI Interrupt Status Register	SFR_OHCIISR	Read-only	_
0x18	Reserved	-	_	_
0x1C	Reserved	-	_	_
0x20-0x24	Reserved	-	_	_
0x28	Security Configuration Register	SFR_SECURE	Read/Write	0x0
0x2C	Reserved	-	_	_
0x30	UTMI Clock Trimming Register	SFR_UTMICKTRIM	Read/Write	0x00010000
0x34	UTMI High-Speed Trimming Register	SFR_UTMIHSTRIM	Read/Write	0x00044433
0x38	UTMI Full-Speed Trimming Register	SFR_UTMIFSTRIM	Read/Write	0x00430211
0x3C	UTMI DP/DM Pin Swapping Register	SFR_UTMISWAP	Read/Write	0x0
0x40	Reserved	-	_	_
0x44	Reserved	-	_	_
0x48	CAN Memories Address-based Register	SFR_CAN	Read/Write	0x00200020
0x4C	Serial Number 0 Register	SFR_SN0	Read-only	_
0x50	Serial Number 1 Register	SFR_SN1	Read-only	_
0x54	AIC Interrupt Redirection Register	SFR_AICREDIR	Read/Write	0x0
0x58	L2CC_HRAMC1	SFR_L2CC_HRAMC	Read/Write	0x0
0x5C-0x8C	Reserved	-	_	_
0x90	I2SC Register	SFR_I2SCLKSEL	Read/Write	0x0
0x94	QSPI Clock Pad Supply Select Register	QSPICLK_REG	Read/Write	0x1
0x98-0x3FFC	Reserved	-	_	-

Note 1: If an offset is not listed in the table, it must be considered as reserved.

23.5.1 RSTC Control Register

Name:	RSTC_CR						
Address:	0xF8048000						
Access:	Write-only						
31	30	29	28	27	26	25	24
			KI	ΞY			
23	22	21	20	19	18	17	16
-	-	-	-	-	-	—	-
15	14	13	12	11	10	9	8
_	_	_	—	—	—		—
7	6	5	4	3	2	1	0
-	-	-	_	_	_	_	PROCRST

PROCRST: Processor Reset

0: No effect

1: If KEY value = 0xA5, resets the processor and the peripherals

KEY: Write Access Password

Value	Name	Description
0xA5	PASSWD	Writing any other value in this field aborts the write operation.
		Always reads as 0.

26.6.11 RTC Status Clear Command Register

Address: 0xF80480CC

Access: Write-only

31	30	29	28	27	26	25	24
-	-	—			—	-	-
23	22	21	20	19	18	17	16
-	-	—			—	-	-
15	14	13	12	11	10	9	8
-	-	_	-	-	_	-	—
7	6	5	4	3	2	1	0
_	_	TDERRCLR	CALCLR	TIMCLR	SECCLR	ALRCLR	ACKCLR

ACKCLR: Acknowledge Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC_SR).

ALRCLR: Alarm Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC_SR).

SECCLR: Second Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC_SR).

TIMCLR: Time Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC_SR).

If the RTC is configured in UTC mode, this bit has no effect.

CALCLR: Calendar Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC_SR).

If the RTC is configured in UTC mode, this bit has no effect.

TDERRCLR: Time and/or Date Free Running Error Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC_SR).

If the RTC is configured in UTC mode, this bit has no effect.

26.6.15 RTC Valid Entry Register

Name:	RTC_VER

Address: 0xF80480DC

Access: Read-only

31	30	29	28	27	26	25	24
-	-	-	-	-	—	-	—
23	22	21	20	19	18	17	16
-	-	-	Ι	Ι	—	-	—
15	14	13	12	11	10	9	8
_	-	-	Ι	Ι	—	Ι	—
7	6	5	4	3	2	1	0
_	_	_	_	NVCALALR	NVTIMALR	NVCAL	NVTIM

If the RTC is configured in UTC mode, the values returned by this register are not relevant.

NVTIM: Non-valid Time

0: No invalid data has been detected in RTC_TIMR (Time Register).

1: RTC_TIMR has contained invalid data since it was last programmed.

NVCAL: Non-valid Calendar

0: No invalid data has been detected in RTC_CALR (Calendar Register).

1: RTC_CALR has contained invalid data since it was last programmed.

NVTIMALR: Non-valid Time Alarm

0: No invalid data has been detected in RTC_TIMALR (Time Alarm Register).

1: RTC_TIMALR has contained invalid data since it was last programmed.

NVCALALR: Non-valid Calendar Alarm

0: No invalid data has been detected in RTC_CALALR (Calendar Alarm Register).

1: RTC_CALALR has contained invalid data since it was last programmed.

26.6.19 RTC TimeStamp Time Register 1 (UTC_MODE)

Name:	RTC_TSTR1	(UTC_MODE)

Address: 0xF804816C

Access: Read-only

31	30	29	28	27	26	25	24
BACKUP	-	-	—	-	-	-	-
23	22	21	20	19	18	17	16
-	-	Ι	—		_	-	-
15	14	13	12	11	10	9	8
-	_	Ι	_	Ι	-	-	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_

RTC_TSTR1 reports the timestamp of the last tamper event.

BACKUP: System Mode of the Tamper

0: The state of the system is different from Backup mode when the tamper event occurs.

1: The system is in Backup mode when the tamper event occurs.









Setup

37.20.10 PMECC Spare Area Size Register

Name:	HSMC_PMECCSAREA									
Address:	0xF8014074									
Access:	Read/Write									
31	30	29	28	27	26	25	24			
_	-	_	-	-	-	-	-			
23	22	21	20	19	18	17	16			
-	-	-	-	-	-	-	-			
15	14	13	12	11	10	9	8			
_	-	_	-	-	-	_	SPARESIZE			
7	6	5	4	3	2	1	0			
	SPARESIZE									

SPARESIZE: Spare Area Size

Number of bytes in the spare area. The spare area size is equal to (SPARESIZE + 1) bytes.

39.6 Functional Description

The LCD module integrates the following digital blocks:

- DMA Engine Address Generation (DEAG)-this block performs data prefetch and requests access to the AHB interface.
- · Input Overlay FIFO-stores the stream of pixels
- Color Lookup Table (CLUT)-these 256 RAM-based lookup table entries are selected when the color depth is set to 1, 2, 4 or 8 bpp.
- Chroma Upsampling Engine (CUE)—this block is selected when the input image sampling format is YUV (Y'CbCr) 4:2:0 and converts it to higher quality 4:4:4 image.
- Color Space Conversion (CSC)—changes the color space from YUV to RGB
- Two Dimension Scaler (2DSC)—resizes the image
- Global Alpha Blender (GAB)—performs programmable 256-level alpha blending
- · Output FIFO—stores the blended pixel prior to display
- LCD Timing Engine—provides a fully programmable HSYNC-VSYNC interface

The DMA controller reads the image through the AHB master interface. The LCD controller engine formats the display data, then the GAB performs alpha blending if required, and writes the final pixel into the output FIFO. The programmable timing engine drives a valid pixel onto the LCDDAT[23:0] display bus.

39.6.1 Timing Engine Configuration

39.6.1.1 Pixel Clock Period Configuration

The pixel clock (LCDPCLK) generated by the timing engine is the source clock divided by the field CLKDIV in the LCDC_LCDCFG0 register. The source clock can be selected between the system clock and the 2x system clock with the field CLKSEL located in the LCDC_LCDCFG0 register.

Pixel clock period formula:

$$LCD_PCLK = \frac{source clock}{CLKDIV + 2}$$

The pixel clock polarity is also programmable.

39.6.1.2 Horizontal and Vertical Synchronization Configuration

The following fields are used to configure the timing engine:

- LCDC_LCDCFG1.HSPW
- LCDC_LCDCFG1.VSPW
- LCDC_LCDCFG2.VFPW
- LCDC_LCDCFG2.VBPW
- LCDC_LCDCFG3.HFPW
- LCDC_LCDCFG3.HBPW
- LCDC_LCDCFG4.PPL
- LCDC_LCDCFG4.RPF

The polarity of output signals is also programmable.

39.6.1.3 Timing Engine Powerup Software Operation

The following sequence is used to enable the display:

- 1. Configure LCD timing parameters, signal polarity and clock period.
- 2. Enable the pixel clock by writing a one to bit LCDC_LCDEN.CLKEN.
- 3. Poll bit LCDC_LCDSR.CLKSTS to check that the clock is running.
- 4. Enable Horizontal and Vertical Synchronization by writing a one to bit LCDC_LCDEN.SYNCEN.
- 5. Poll bit LCDC_LCDSR.LCDSTS to check that the synchronization is up.
- 6. Enable the display power signal by writing a one to bit LCDC_LCDEN.DISPEN.
- 7. Poll bit LCDC_LCDSR.DISPSTS to check that the power signal is activated.

The field LCDC_LCDCFG5.GUARDTIME is used to configure the number of frames before the assertion of the DISP signal.

39.6.1.4 Timing Engine Powerdown Software Operation

The following sequence is used to disable the display:

1. Disable the DISP signal by writing bit LCDC_LCDDIS.DISPDIS.

- 2. Poll bit LCDC_LCDSR.DISPSTS to verify that the DISP is no longer activated.
- 3. Disable the HSYNC and VSYNC signals by writing a one to bit LCDC_LCDDIS.SYNCDIS.
- 4. Poll bit LCDC_LCDSR.LCDSTS to check that the synchronization is off.
- 5. Disable the pixel clock by writing a one to bit LCDC_LCDDIS.CLKDIS.

39.6.2 DMA Software Operations

39.6.2.1 DMA Channel Descriptor (DSCR) Alignment and Structure

The DMA Channel Descriptor (DSCR) must be aligned on a 64-bit boundary.

The DMA Channel Descriptor structure contains three fields:

- DSCR.CHXADDR: Frame Buffer base address register
- DSCR.CHXCTRL: Transfer Control register
- DSCR.CHXNEXT: Next Descriptor Address register

Table 39-4: DMA Channel Descriptor Structure

System Memory	Structure Field for Channel CHX
DSCR + 0x0	ADDR
DSCR + 0x4	CTRL
DSCR + 0x8	NEXT

39.6.2.2 Enabling a DMA Channel

Follow the steps below to enable a DMA channel:

- 1. Check the status of the channel by reading the CHXCHSR register.
- 2. Write the channel descriptor (DSCR) structure in the system memory by writing DSCR.CHXADDR Frame base address, DSCR.CHXCTRL channel control and DSCR.CHXNEXT next descriptor location.
- 3. If more than one descriptor is expected, the field DFETCH of DSCR.CHXCTRL is set to '1' to enable the descriptor fetch operation.
- 4. Write the DSCR.CHXNEXT register with the address location of the descriptor structure and set DFETCH field of the DSCR.CHX-CTRL register to '1'.
- 5. Enable the relevant channel by writing one to the CHEN field of the CHXCHER register.
- 6. An interrupt may be raised if unmasked when the descriptor has been loaded.

39.6.2.3 Disabling a DMA Channel

Follow the steps below to disable a DMA channel:

- 1. Clearing the DFETCH bit in the DSCR.CHXCTRL field of the DSCR structure disables the channel at the end of the frame.
- 2. Setting the DSCR.CHXNEXT field of the DSCR structure disables the channel at the end of the frame.
- 3. Writing one to the CHDIS field of the CHXCHDR register disables the channel at the end of the frame.
- 4. Writing one to the CHRST field of the CHXCHDR register disables the channel immediately. This may occur in the middle of the image.
- 5. Polling CHSR field in the CHXCHSR register until the channel is successfully disabled.

39.6.2.4 DMA Dynamic Linking of a New Transfer Descriptor

- 1. Write the new descriptor structure in the system memory.
- 2. Write the address of the new structure in the CHXHEAD register.
- 3. Add the new structure to the queue of descriptors by writing one to the A2QEN field of the CHXCHER register.
- 4. The new descriptor is added to the queue on the next frame.
- 5. An interrupt is raised if unmasked, when the head descriptor structure has been loaded by the DMA channel.

39.6.2.5 DMA Interrupt Generation

The DMA Controller operation sets the following interrupt flags in the Interrupt Status register CHXISR:

• DMA field indicates that the DMA transfer is completed.

39.7.51 Overlay 1 Configuration Register 6

Name: Address: Access:	LCDC_OVR1CFG6 0xF0000184 Read/Write								
31	30	29	28	27	26	25	24		
_	_	_	—	_	—	_	_		
23	22	21	20 RD	19 EF	18	17	16		
15	14	13	12	11 FF	10	9	8		
			00						
7	6	5	4	3	2	1	0		
	BDEF								

RDEF: Red Default

Default Red color when the Overlay 1 DMA channel is disabled.

GDEF: Green Default

Default Green color when the Overlay 1 DMA channel is disabled.

BDEF: Blue Default

Default Blue color when the Overlay 1 DMA channel is disabled.

39.7.155 Overlay 1 CLUT Register x

Name: Address:	LCDC_OVR1CLUTx [x=0255] 0xF0000A00 Read/Write									
31	30	29	28	27	26	25	24			
			ACI	LUT						
23	22	21	20 RCI	19 _UT	18	17	16			
15	14	13	12 GCI	11 _UT	10	9	8			
7	6	5	4	3	2	1	0			
	BCLUT									

BCLUT: Blue Color Entry

This field indicates the 8-bit width Blue color of the color lookup table.

GCLUT: Green Color Entry

This field indicates the 8-bit width Green color of the color lookup table.

RCLUT: Red Color Entry

This field indicates the 8-bit width Red color of the color lookup table.

ACLUT: Alpha Color Entry

This field indicates the 8-bit width Alpha channel of the color lookup table.

1: SPI_TDR and internal shift register are empty. If a transfer delay has been defined, TXEMPTY is set after the end of this delay.

UNDES: Underrun Error Status (Slave mode only) (cleared on read)

0: No underrun has been detected since the last read of SPI_SR.

1: A transfer starts whereas no data has been loaded in SPI_TDR.

CMP: Comparison Status (cleared on read)

0: No received character matched the comparison criteria programmed in VAL1 and VAL2 fields in SPI_CMPR since the last read of SPI_SR.

1: A received character matched the comparison criteria since the last read of SPI_SR.

SPIENS: SPI Enable Status

0: SPI is disabled.

1: SPI is enabled.

TXFEF: Transmit FIFO Empty Flag (cleared on read)

- 0: Transmit FIFO is not empty.
- 1: Transmit FIFO has been emptied since the last read of SPI_SR.

TXFFF: Transmit FIFO Full Flag (cleared on read)

- 0: Transmit FIFO is not full or TXFF flag has been cleared.
- 1: Transmit FIFO has been filled since the last read of SPI_SR.

TXFTHF: Transmit FIFO Threshold Flag (cleared on read)

- 0: Number of data in Transmit FIFO is above TXFTHRES threshold.
- 1: Number of data in Transmit FIFO has reached TXFTHRES threshold since the last read of SPI_SR.

RXFEF: Receive FIFO Empty Flag

- 0: Receive FIFO is not empty or RXFE flag has been cleared.
- 1: Receive FIFO has become empty (coming from "not empty" state to "empty" state).

RXFFF: Receive FIFO Full Flag

- 0: Receive FIFO is not empty or RXFE flag has been cleared.
- 1: Receive FIFO has become full (coming from "not full" state to "full" state).

RXFTHF: Receive FIFO Threshold Flag

0: Number of unread data in Receive FIFO is below RXFTHRES threshold or RXFTH flag has been cleared.

1: Number of unread data in Receive FIFO has reached RXFTHRES threshold (coming from "below threshold" state to "equal or above threshold" state).

TXFPTEF: Transmit FIFO Pointer Error Flag

- 0: No Transmit FIFO pointer occurred
- 1: Transmit FIFO pointer error occurred. Transceiver must be reset

See Section 49.7.7.8 "FIFO Pointer Error" for details.

RXFPTEF: Receive FIFO Pointer Error Flag

- 0: No Receive FIFO pointer occurred
- 1: Receive FIFO pointer error occurred. Receiver must be reset

See Section 49.7.7.8 "FIFO Pointer Error" for details.

SCLKSEL: Sampling Clock Select

The SDMMC uses this bit to select the sampling clock to receive CMD and DAT.

This bit is set by the tuning procedure and is valid after completion of tuning (when EXTUN is cleared). Setting 1 means that tuning is completed successfully and setting 0 means that tuning has failed.

Writing 1 to this bit is meaningless and ignored. A tuning circuit is reset by writing to 0. This bit can be cleared by setting EXTUN to 1. Once the tuning circuit is reset, it takes time to complete a tuning sequence. Therefore, the user should keep this bit to 1 to perform a retuning sequence to complete a retuning sequence in a short time. Changing this bit is not allowed while the SDMMC is receiving a response or a read data block. Refer to Figure 2.29 in the "SD Host Controller Simplified Specification V3.00".

0: The fixed clock is used to sample data.

1: The tuned clock is used to sample data.

PVALEN: Preset Value Enable

As the operating SDCLK frequency and I/O driver strength depend on the system implementation, it is difficult to determine these parameters in the standard host driver. When Preset Value Enable (PVALEN) is set to 1, automatic SDCLK frequency generation and driver strength selection are performed without considering system-specific conditions. This bit enables the functions defined in SDMMC_PVR.

If this bit is set to 0, SDCLKFSEL, CLKGSEL in SDMMC_CCR and DRVSEL in SDMMC_HC2R are set by the user.

If this bit is set to 1, SDCLKFSEL, CLKGSEL in SDMMC_CCR and DRVSEL in SDMMC_HC2R are set by the SDMMC as specified in SDMMC_PVR.

0: SDCLK and Driver strength are controlled by the user.

1: Automatic selection by Preset Value is enabled.

53.6.35 MCAN Tx Buffer Configuration

Name:	MCAN_TXBC								
Address:	0xF80540C0 (0), 0xFC0500C0 (1)								
Access:	Read/Write								
31	30	29	28	27	26	25	24		
-	TFQM			TF	QS				
23	22	21	20	19	18	17	16		
-	-			ND	ΟTΒ				
15	14	13	12	11	10	9	8		
			TB	SA					
7	6	5	4	3	2	1	0		
		TB	SA			_	_		

This register can only be written if the bits CCE and INIT are set in MCAN CC Control Register.

TBSA: Tx Buffers Start Address

Start address of Tx Buffers section in Message RAM (32-bit word address, see Figure 53-12).

Write TBSA with the bits [15:2] of the 32-bit address.

NDTB: Number of Dedicated Transmit Buffers

0: No dedicated Tx Buffers.

1-32: Number of dedicated Tx Buffers.

>32: Values greater than 32 are interpreted as 32.

TFQS: Transmit FIFO/Queue Size

0: No Tx FIFO/Queue.

1-32: Number of Tx Buffers used for Tx FIFO/Queue.

>32: Values greater than 32 are interpreted as 32.

TFQM: Tx FIFO/Queue Mode

0: Tx FIFO operation.

1: Tx Queue operation.

Note: The sum of TFQS and NDTB may be not greater than 32. There is no check for erroneous configurations. The Tx Buffers section in the Message RAM starts with the dedicated Tx Buffers.

57.5.2 SFC Mode Register

Name:	SFC_MR								
Auuress.	UXF0U4C004								
Access:	Read/Write								
31	30	29	28	27	26	25	24		
_	-	-	-	-	-	-	-		
23	22	21	20	19	18	17	16		
_	-	-	-	—	—	—	—		
15	14	13	12	11	10	9	8		
_	-	-	-	-	-	-	-		
7	6	5	4	3	2	1	0		
_	_	_	SASEL	_	_	_	MSK		

MSK: Mask Data Registers

0: No effect

1: The data registers from SFC_DR20 to SFC_DR23 are always read at 0x00000000.

Note: The MSK bit is set-only. Only a hardware reset can disable fuse masking.

SASEL: Sense Amplifier Selection

0: Comparator type sense amplifier selected

1: Latch type sense amplifier selected

59.3 Functional Description

The Advanced Encryption Standard Bridge (AESB) specifies a FIPS-approved cryptographic algorithm that can be used to protect electronic data. The AESB algorithm is a symmetric block cipher that can encrypt (encipher) and decrypt (decipher) information.

Encryption converts data to an unintelligible form called ciphertext. Decrypting the ciphertext converts the data back into its original form, called plaintext. The CIPHER bit in the AESB Mode Register (AESB_MR) allows selection between the encryption and the decryption processes.

The AESB is capable of using cryptographic keys of 128 bits to encrypt and decrypt data in blocks of 128 bits. This 128-bit key is defined in the Key Registers (AESB_KEYWRx).

The input to the encryption processes of the CBC mode includes, in addition to the plaintext, a 128-bit data block called the initialization vector (IV), which must be set in the Initialization Vector Registers (AESB_IVRx). The initialization vector is used in an initial step in the encryption of a message and in the corresponding decryption of the message. The Initialization Vector Registers are also used by the CTR mode to set the counter value.

59.3.1 Operating Modes

The AESB supports the following modes of operation:

- ECB—Electronic Code Book
- CBC—Cipher Block Chaining
- CTR—Counter

The data pre-processing, post-processing and data chaining for the operating modes are performed automatically. Refer to the *NIST Special Publication 800-38A Recommendation* for more complete information.

The modes are selected by the OPMOD field in AESB_MR.

In CTR mode, the size of the block counter embedded in the module is 16 bits. Therefore, there is a rollover after processing 1 megabyte of data. If the file to be processed is greater than 1 megabyte, this file must be split into fragments of 1 megabyte or less for the first fragment if the initial value of the counter is greater than 0. Prior to loading the first fragment into AESB_IDATARx registers, the AESB_IVRx registers must be cleared. For any fragment, after the transfer is completed and prior to transferring the next fragment, AESB_IVR0 must be programmed so that the fragment number (0 for the first fragment, 1 for the second one, and so on) is written in the 16 MSB of AESB_IVR0.

If the initial value of the counter is greater than 0 and the data buffer size to be processed is greater than 1 megabyte, the size of the first fragment to be processed must be 1 megabyte minus 16x(initial value) to prevent a rollover of the internal 1-bit counter.

59.3.2 Double Input Buffer

The input data register can be double-buffered to reduce the runtime of large files.

This mode allows writing a new message block when the previous message block is being processed.

The DUALBUFF bit in register AESB_MR must be set to 1 to access the double buffer.

59.3.3 Start Modes

The SMOD field in register AESB_MR allows selection of the Encryption (or Decryption) Start mode.

59.3.3.1 Manual Mode

The sequence is as follows:

- 1. Write AESB_MR with all required fields, including but not limited to SMOD and OPMOD.
- 2. Write the 128-bit key in the Key Registers (AESB_KEYWRx).
- 3. Write the initialization vector (or counter) in the Initialization Vector Registers (AESB_IVRx).

Note: The Initialization Vector Registers concern all modes except ECB.

4. Set the DATRDY (Data Ready) bit in the AESB Interrupt Enable Register (AESB_IER) depending on whether an interrupt is required, or not, at the end of processing.

62.5 Triple Data Encryption Standard (TDES) User Interface

Offset	Register	Name	Access	Reset
0x00	Control Register	TDES_CR	Write-only	_
0x04	Mode Register	TDES_MR	Read/Write	0x2
0x08-0x0C	Reserved	-	_	_
0x10	Interrupt Enable Register	TDES_IER	Write-only	_
0x14	Interrupt Disable Register	TDES_IDR	Write-only	_
0x18	Interrupt Mask Register	TDES_IMR	Read-only	0x0
0x1C	Interrupt Status Register	TDES_ISR	Read-only	0x0000001E
0x20	Key 1 Word Register 0	TDES_KEY1WR0	Write-only	_
0x24	Key 1 Word Register 1	TDES_KEY1WR1	Write-only	_
0x28	Key 2 Word Register 0	TDES_KEY2WR0	Write-only	_
0x2C	Key 2 Word Register 1	TDES_KEY2WR1	Write-only	_
0x30	Key 3 Word Register 0	TDES_KEY3WR0	Write-only	_
0x34	Key 3 Word Register 1	TDES_KEY3WR1	Write-only	_
0x38-0x3C	Reserved	-	_	_
0x40	Input Data Register 0	TDES_IDATAR0	Write-only	_
0x44	Input Data Register 1	TDES_IDATAR1	Write-only	_
0x48-0x4C	Reserved	-	_	_
0x50	Output Data Register 0	TDES_ODATAR0	Read-only	0x0
0x54	Output Data Register 1	TDES_ODATAR1	Read-only	0x0
0x58–0x5C	Reserved	-	_	_
0x60	Initialization Vector Register 0	TDES_IVR0	Write-only	_
0x64	Initialization Vector Register 1	TDES_IVR1	Write-only	_
0x68–0x6C	Reserved	-	-	_
0x70	XTEA Rounds Register	TDES_XTEA_RNDR	Read/Write	0x0
0x74–0xE0	Reserved	-	_	_
0x74–0xE0	Reserved	_	_	_

Table 62-6:Register Mapping