



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, IrDA, LINbus, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number of I/O	140
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f427iit6

3.22	Timers and watchdogs	33
3.22.1	Advanced-control timers (TIM1, TIM8)	35
3.22.2	General-purpose timers (TIMx)	35
3.22.3	Basic timers TIM6 and TIM7	35
3.22.4	Independent watchdog	36
3.22.5	Window watchdog	36
3.22.6	SysTick timer	36
3.23	Inter-integrated circuit interface (I ² C)	36
3.24	Universal synchronous/asynchronous receiver transmitters (USART)	36
3.25	Serial peripheral interface (SPI)	37
3.26	Inter-integrated sound (I ² S)	38
3.27	Serial Audio interface (SAI1)	38
3.28	Audio PLL (PLLI2S)	38
3.29	Audio and LCD PLL(PLLSAI)	38
3.30	Secure digital input/output interface (SDIO)	39
3.31	Ethernet MAC interface with dedicated DMA and IEEE 1588 support	39
3.32	Controller area network (bxCAN)	39
3.33	Universal serial bus on-the-go full-speed (OTG_FS)	40
3.34	Universal serial bus on-the-go high-speed (OTG_HS)	40
3.35	Digital camera interface (DCMI)	41
3.36	Random number generator (RNG)	41
3.37	General-purpose input/outputs (GPIOs)	41
3.38	Analog-to-digital converters (ADCs)	41
3.39	Temperature sensor	42
3.40	Digital-to-analog converter (DAC)	42
3.41	Serial wire JTAG debug port (SWJ-DP)	42
3.42	Embedded Trace Macrocell™	43
4	Pinouts and pin description	44
5	Memory mapping	85
6	Electrical characteristics	90
6.1	Parameter conditions	90
6.1.1	Minimum and maximum values	90

Table 93.	Asynchronous multiplexed PSRAM/NOR write-NWAIT timings	174
Table 94.	Synchronous multiplexed NOR/PSRAM read timings	175
Table 95.	Synchronous multiplexed PSRAM write timings	177
Table 96.	Synchronous non-multiplexed NOR/PSRAM read timings	178
Table 97.	Synchronous non-multiplexed PSRAM write timings	179
Table 98.	Switching characteristics for PC Card/CF read and write cycles in attribute/common space	184
Table 99.	Switching characteristics for PC Card/CF read and write cycles in I/O space	185
Table 100.	Switching characteristics for NAND Flash read cycles	187
Table 101.	Switching characteristics for NAND Flash write cycles	188
Table 102.	SDRAM read timings	189
Table 103.	LPSDR SDRAM read timings	189
Table 104.	SDRAM write timings	191
Table 105.	LPSDR SDRAM write timings	191
Table 106.	DCMI characteristics	192
Table 107.	LTDC characteristics	193
Table 108.	Dynamic characteristics: SD / MMC characteristics	196
Table 109.	RTC characteristics	196
Table 110.	LQPF100 100-pin, 14 x 14 mm low-profile quad flat package mechanical data	198
Table 111.	WLCSP143 - 143-ball, 4.521x 5.547 mm, 0.4 mm pitch wafer level chip scale package mechanical data	202
Table 112.	WLCSP143 recommended PCB design rules (0.4 mm pitch)	203
Table 113.	LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package mechanical data	205
Table 114.	LQFP176 - 176-pin, 24 x 24 mm low-profile quad flat package mechanical data	208
Table 115.	LQFP208 - 208-pin, 28 x 28 mm low-profile quad flat package mechanical data	213
Table 116.	UFBGA169 - 169-ball 7 x 7 mm 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data	216
Table 117.	UFBGA169 recommended PCB design rules (0.5 mm pitch BGA)	217
Table 118.	UFBGA176+25 - ball, 10 x 10 mm, 0.65 mm pitch, ultra fine pitch ball grid array package mechanical data	219
Table 119.	UFBGA176+25 recommended PCB design rules (0.65 mm pitch BGA)	220
Table 120.	TFBGA216 - 216 ball 13 x 13 mm 0.8 mm pitch thin fine pitch ball grid array package mechanical data	222
Table 121.	Package thermal characteristics	224
Table 122.	Ordering information scheme	225
Table 123.	Limitations depending on the operating power supply range	226
Table 124.	Document revision history	232

List of figures

Figure 1.	Compatible board design STM32F10xx/STM32F2xx/STM32F4xx for LQFP100 package.....	17
Figure 2.	Compatible board design between STM32F10xx/STM32F2xx/STM32F4xx for LQFP144 package.....	18
Figure 3.	Compatible board design between STM32F2xx and STM32F4xx for LQFP176 and UFBGA176 packages	18
Figure 4.	STM32F427xx and STM32F429xx block diagram	19
Figure 5.	STM32F427xx and STM32F429xx Multi-AHB matrix.....	22
Figure 6.	Power supply supervisor interconnection with internal reset OFF	26
Figure 7.	PDR_ON control with internal reset OFF	27
Figure 8.	Regulator OFF	29
Figure 9.	Startup in regulator OFF: slow V _{DD} slope - power-down reset risen after V _{CAP_1} /V _{CAP_2} stabilization	30
Figure 10.	Startup in regulator OFF mode: fast V _{DD} slope - power-down reset risen before V _{CAP_1} /V _{CAP_2} stabilization	30
Figure 11.	STM32F42x LQFP100 pinout.....	44
Figure 12.	STM32F42x WLCSP143 ballout.....	45
Figure 13.	STM32F42x LQFP144 pinout.....	46
Figure 14.	STM32F42x LQFP176 pinout.....	47
Figure 15.	STM32F42x LQFP208 pinout.....	48
Figure 16.	STM32F42x UFBGA169 ballout.....	49
Figure 17.	STM32F42x UFBGA176 ballout.....	50
Figure 18.	STM32F42x TFBGA216 ballout	51
Figure 19.	Memory map	85
Figure 20.	Pin loading conditions.....	90
Figure 21.	Pin input voltage	90
Figure 22.	Power supply scheme	91
Figure 23.	Current consumption measurement scheme	92
Figure 24.	External capacitor C _{EXT}	96
Figure 25.	Typical V _{BAT} current consumption (LSE and RTC ON/backup RAM OFF)	106
Figure 26.	Typical V _{BAT} current consumption (LSE and RTC ON/backup RAM ON)	106
Figure 27.	High-speed external clock source AC timing diagram	118
Figure 28.	Low-speed external clock source AC timing diagram.....	119
Figure 29.	Typical application with an 8 MHz crystal	120
Figure 30.	Typical application with a 32.768 kHz crystal	121
Figure 31.	ACCHSI accuracy versus temperature.....	122
Figure 32.	ACC _{LSI} versus temperature	123
Figure 33.	PLL output clock waveforms in center spread mode	127
Figure 34.	PLL output clock waveforms in down spread mode	127
Figure 35.	FT I/O input characteristics	136
Figure 36.	I/O AC characteristics definition	139
Figure 37.	Recommended NRST pin protection	140
Figure 38.	SPI timing diagram - slave mode and CPHA = 0	143
Figure 39.	SPI timing diagram - slave mode and CPHA = 1	144
Figure 40.	SPI timing diagram - master mode	144
Figure 41.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	146
Figure 42.	I ² S master timing diagram (Philips protocol) ⁽¹⁾	146
Figure 43.	SAI master timing waveforms	148

FIFOS with 3 stages and 28 shared scalable filter banks (all of them can be used even if one CAN is used). 256 bytes of SRAM are allocated for each CAN.

3.33 Universal serial bus on-the-go full-speed (OTG_FS)

The devices embed an USB OTG full-speed device/host/OTG peripheral with integrated transceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and with the OTG 1.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG full-speed controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator. The major features are:

- Combined Rx and Tx FIFO size of 320×35 bits with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 4 bidirectional endpoints
- 8 host channels with periodic OUT support
- HNP/SNP/IP inside (no need for any external resistor)
- For OTG/Host modes, a power switch is needed in case bus-powered devices are connected

3.34 Universal serial bus on-the-go high-speed (OTG_HS)

The devices embed a USB OTG high-speed (up to 480 Mb/s) device/host/OTG peripheral. The USB OTG HS supports both full-speed and high-speed operations. It integrates the transceivers for full-speed operation (12 MB/s) and features a UTMI low-pin interface (ULPI) for high-speed operation (480 MB/s). When using the USB OTG HS in HS mode, an external PHY device connected to the ULPI is required.

The USB OTG HS peripheral is compliant with the USB 2.0 specification and with the OTG 1.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG full-speed controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator.

The major features are:

- Combined Rx and Tx FIFO size of $1\text{ Kbit} \times 35$ with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 6 bidirectional endpoints
- 12 host channels with periodic OUT support
- Internal FS OTG PHY support
- External HS or HS OTG operation supporting ULPI in SDR mode. The OTG PHY is connected to the microcontroller ULPI port through 12 signals. It can be clocked using the 60 MHz output.
- Internal USB DMA
- HNP/SNP/IP inside (no need for any external resistor)
- for OTG/Host modes, a power switch is needed in case bus-powered devices are connected

Table 10. STM32F427xx and STM32F429xx pin and ball definitions (continued)

Pin number									Pin name (function after reset) ⁽¹⁾	Pin type	I / O structure	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA169	UFBGA176	LQFP176	WL CSP143	LQFP208	TFBGA216							
68	101	E8	E15	120	E2	143	E15	PA9	I/O	FT	-	TIM1_CH2, I2C3_SMBA, USART1_TX, DCMI_D0, EVENTOUT	OTG_FS_VBUS	
69	102	E9	D15	121	D5	144	D15	PA10	I/O	FT	-	TIM1_CH3, USART1_RX, OTG_FS_ID, DCMI_D1, EVENTOUT	-	
70	103	E10	C15	122	D4	145	C15	PA11	I/O	FT	-	TIM1_CH4, USART1_CTS, CAN1_RX, LCD_R4, OTG_FS_DM, EVENTOUT	-	
71	104	E11	B15	123	E1	146	B15	PA12	I/O	FT	-	TIM1_ETR, USART1_RTS, CAN1_TX, LCD_R5, OTG_FS_DP, EVENTOUT	-	
72	105	E12	A15	124	D3	147	A15	PA13 (JTMS-SWDIO)	I/O	FT	-	JTMS-SWDIO, EVENTOUT	-	
73	106	D12	F13	125	D1	148	E11	V _{CAP_2}	S		-	-	-	
74	107	J10	F12	126	D2	149	F10	V _{SS}	S		-	-	-	
75	108	H4	G13	127	C1	150	F11	V _{DD}	S		-	-	-	
-	-	D13	E12	128	-	151	E12	PH13	I/O	FT	-	TIM8_CH1N, CAN1_TX, FMC_D21, LCD_G2, EVENTOUT	-	
-	-	C13	E13	129	-	152	E13	PH14	I/O	FT	-	TIM8_CH2N, FMC_D22, DCMI_D4, LCD_G3, EVENTOUT	-	
-	-	C12	D13	130	-	153	D13	PH15	I/O	FT	-	TIM8_CH3N, FMC_D23, DCMI_D11, LCD_G4, EVENTOUT	-	
-	-	B13	E14	131	-	154	E14	PI0	I/O	FT	-	TIM5_CH4, SPI2_NSS/I2S2_WS ⁽⁷⁾ , FMC_D24, DCMI_D13, LCD_G5, EVENTOUT	-	

Table 10. STM32F427xx and STM32F429xx pin and ball definitions (continued)

Pin number								Pin name (function after reset) ⁽¹⁾	Pin type	I / O structure	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA169	UFBGA176	LQFP176	WL CSP143	LQFP208	TFBGA216						
-	-	C11	D14	132	-	155	D14	PI1	I/O	FT	-	SPI2_SCK/I2S2_CK ⁽⁷⁾ , FMC_D25, DCMI_D8, LCD_G6, EVENTOUT	-
-	-	B12	C14	133	-	156	C14	PI2	I/O	FT	-	TIM8_CH4, SPI2_MISO, I2S2ext_SD, FMC_D26, DCMI_D9, LCD_G7, EVENTOUT	-
-	-	A12	C13	134	-	157	C13	PI3	I/O	FT	-	TIM8_ETR, SPI2_MOSI/I2S2_SD, FMC_D27, DCMI_D10, EVENTOUT	-
-	-	D11	D9	135	F5	-	F9	V _{SS}	S		-	-	-
-	-	D3	C9	136	A1	158	E10	V _{DD}	S		-	-	-
76	109	A11	A14	137	B1	159	A14	PA14 (JTCK-SWCLK)	I/O	FT	-	JTCK-SWCLK/ EVENTOUT	-
77	110	B11	A13	138	C2	160	A13	PA15 (JTDI)	I/O	FT	-	JTDI, TIM2_CH1/TIM2_ETR, SPI1_NSS, SPI3_NSS/I2S3_WS, EVENTOUT	-
78	111	C10	B14	139	A2	161	B14	PC10	I/O	FT	-	SPI3_SCK/I2S3_CK, USART3_TX, UART4_TX, SDIO_D2, DCMI_D8, LCD_R2, EVENTOUT	-
79	112	B10	B13	140	B2	162	B13	PC11	I/O	FT	-	I2S3ext_SD, SPI3_MISO, USART3_RX, UART4_RX, SDIO_D3, DCMI_D4, EVENTOUT	-
80	113	A10	A12	141	C3	163	A12	PC12	I/O	FT	-	SPI3_MOSI/I2S3_SD, USART3_CK, UART5_TX, SDIO_CK, DCMI_D9, EVENTOUT	-
81	114	D9	B12	142	B3	164	B12	PD0	I/O	FT	-	CAN1_RX, FMC_D2, EVENTOUT	-

Table 13. STM32F427xx and STM32F429xx register boundary addresses (continued)

Bus	Boundary address	Peripheral
	0x4000 8000- 0x4000 FFFF	Reserved
APB1	0x4000 7C00 - 0x4000 7FFF	UART8
	0x4000 7800 - 0x4000 7BFF	UART7
	0x4000 7400 - 0x4000 77FF	DAC
	0x4000 7000 - 0x4000 73FF	PWR
	0x4000 6C00 - 0x4000 6FFF	Reserved
	0x4000 6800 - 0x4000 6BFF	CAN2
	0x4000 6400 - 0x4000 67FF	CAN1
	0x4000 6000 - 0x4000 63FF	Reserved
	0x4000 5C00 - 0x4000 5FFF	I2C3
	0x4000 5800 - 0x4000 5BFF	I2C2
	0x4000 5400 - 0x4000 57FF	I2C1
	0x4000 5000 - 0x4000 53FF	UART5
	0x4000 4C00 - 0x4000 4FFF	UART4
	0x4000 4800 - 0x4000 4BFF	USART3
	0x4000 4400 - 0x4000 47FF	USART2
	0x4000 4000 - 0x4000 43FF	I2S3ext
	0x4000 3C00 - 0x4000 3FFF	SPI3 / I2S3
	0x4000 3800 - 0x4000 3BFF	SPI2 / I2S2
	0x4000 3400 - 0x4000 37FF	I2S2ext
	0x4000 3000 - 0x4000 33FF	IWDG
	0x4000 2C00 - 0x4000 2FFF	WWDG
	0x4000 2800 - 0x4000 2BFF	RTC & BKP Registers
	0x4000 2400 - 0x4000 27FF	Reserved
	0x4000 2000 - 0x4000 23FF	TIM14
	0x4000 1C00 - 0x4000 1FFF	TIM13
	0x4000 1800 - 0x4000 1BFF	TIM12
	0x4000 1400 - 0x4000 17FF	TIM7
	0x4000 1000 - 0x4000 13FF	TIM6
	0x4000 0C00 - 0x4000 0FFF	TIM5
	0x4000 0800 - 0x4000 0BFF	TIM4
	0x4000 0400 - 0x4000 07FF	TIM3
	0x4000 0000 - 0x4000 03FF	TIM2

Table 25. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator disabled)

Symbol	Parameter	Conditions	f _{HCLK} (MHz)	Typ	Max ⁽¹⁾			Unit
					TA=25 °C	TA=85 °C	TA=105 °C	
I _{DD}	Supply current in RUN mode	All Peripherals enabled ⁽²⁾⁽³⁾	180	103	112	140	151	mA
			168	98	107	126	144	
			150	87	95	112	128	
			144	85	92	108	124	
			120	66	71	85	99	
			90	54	58	69	80	
			60	37	39	47	55	
			30	20	24	39	51	
			25	17	21	35	48	
			16	12	16	30	42	
			8	7	11	24	37	
			4	5	8	22	35	
		All Peripherals disabled ⁽³⁾	2	3	7	21	34	
			180	57	62	87	106	
			168	50	54	76	93	
		All Peripherals disabled ⁽³⁾	150	46	50	70	86	
			144	45	49	68	84	
			120	36	41	56	69	
			90	29	34	46	57	
			60	21	24	33	41	
			30	13	17	31	44	
			25	11	15	28	41	
			16	8	12	25	38	
			8	5	9	23	35	
			4	4	7	21	34	
			2	3	6.5	20	33	

1. Guaranteed by characterization unless otherwise specified.
2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.
3. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA per ADC for the analog part.

Table 33. Tyical current consumption in Sleep mode, regulator OFF⁽¹⁾

Symbol	Parameter	Conditions	f_{HCLK} (MHz)	VDD=3.3 V		VDD=1.7 V		Unit
				I_{DD12}	I_{DD}	I_{DD12}	I_{DD}	
I_{DD12}/I_{DD}	Supply current in Sleep mode from V_{12} and V_{DD} supply	All Peripherals enabled	180	61.5	1.4	-	-	mA
			168	59.4	1.3	59.4	1.0	
			150	53.9	1.3	53.9	1.0	
			144	49.0	1.3	49.0	1.0	
			120	38.0	1.2	38.0	0.9	
			90	29.3	1.4	29.3	1.1	
			60	20.2	1.2	20.2	0.9	
			30	11.9	1.2	11.9	0.9	
		All Peripherals disabled	25	10.4	1.2	10.4	0.9	
			180	14.9	1.4	-	-	
			168	14.0	1.3	14.0	1.0	
			150	12.6	1.3	12.6	1.0	
			144	11.5	1.3	11.5	1.0	
			120	8.7	1.2	8.7	0.9	
			90	7.1	1.4	7.1	1.1	
			60	5.0	1.2	5.0	0.9	
			30	3.1	1.2	3.1	0.9	
			25	2.8	1.2	2.8	0.9	

1. When peripherals are enabled, the power consumption corresponding to the analog part of the peripherals (such as ADC, or DAC) is not included.

6.3.9 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the [Table 56: I/O static characteristics](#). However, the recommended clock input waveform is shown in [Figure 27](#).

The characteristics given in [Table 37](#) result from tests performed using an high-speed external clock source, and under ambient temperature and supply voltage conditions summarized in [Table 17](#).

Table 37. High-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{HSE_ext}	External user clock source frequency ⁽¹⁾		1	-	50	MHz
V_{HSEH}	OSC_IN input pin high level voltage		0.7V _{DD}	-	V_{DD}	V
V_{HSEL}	OSC_IN input pin low level voltage		V_{SS}	-	0.3V _{DD}	
$t_w(HSE)$ $t_w(HSE)$	OSC_IN high or low time ⁽¹⁾		5	-	-	ns
$t_r(HSE)$ $t_f(HSE)$	OSC_IN rise or fall time ⁽¹⁾		-	-	10	
$C_{in(HSE)}$	OSC_IN input capacitance ⁽¹⁾		-	5	-	pF
DuC _y (HSE)	Duty cycle		45	-	55	%
I_L	OSC_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	± 1	μA

1. Guaranteed by design.

Table 56. I/O static characteristics (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
R_{PU}	Weak pull-up equivalent resistor ⁽⁶⁾	All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID)	$V_{IN} = V_{SS}$	30	40	50
				7	10	14
R_{PD}	Weak pull-down equivalent resistor ⁽⁷⁾	All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID)	$V_{IN} = V_{DD}$	30	40	50
				7	10	14
$C_{IO}^{(8)}$	I/O pin capacitance	-	-	5	-	pF

1. Guaranteed by design.
2. Tested in production.
3. With a minimum of 200 mV.
4. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to [Table 55: I/O current injection susceptibility](#)
5. To sustain a voltage higher than $V_{DD} + 0.3$ V, the internal pull-up/pull-down resistors must be disabled. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to [Table 55: I/O current injection susceptibility](#)
6. Pull-up resistors are designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimum (~10% order).
7. Pull-down resistors are designed with a true resistance in series with a switchable NMOS. This NMOS contribution to the series resistance is minimum (~10% order).
8. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT I/Os is shown in [Figure 35](#).

6.3.18 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see [Table 56: I/O static characteristics](#)).

Unless otherwise specified, the parameters given in [Table 59](#) are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in [Table 17](#).


Table 59. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
R_{PU}	Weak pull-up equivalent resistor ⁽¹⁾	$V_{IN} = V_{SS}$	30	40	50	kΩ
$V_{F(NRST)}^{(2)}$	NRST Input filtered pulse		-	-	100	ns
$V_{NF(NRST)}^{(2)}$	NRST Input not filtered pulse	$V_{DD} > 2.7$ V	300	-	-	ns
T_{NRST_OUT}	Generated reset pulse duration	Internal Reset source	20	-	-	μs

1. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).

2. Guaranteed by design.

Figure 37. Recommended NRST pin protection



1. The reset network protects the device against parasitic resets.
2. The external capacitor must be placed as close as possible to the device.
3. The user must ensure that the level on the NRST pin can go below the $V_{IL(NRST)}$ max level specified in [Table 59](#). Otherwise the reset is not taken into account by the device.

Table 61. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t_{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	50 ⁽²⁾	260 ⁽³⁾	ns

1. Guaranteed by design.
2. Spikes with widths below $t_{AF(min)}$ are filtered.
3. Spikes with widths above $t_{AF(max)}$ are not filtered

SPI interface characteristics

Unless otherwise specified, the parameters given in [Table 62](#) for the SPI interface are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in [Table 17](#), with the following configuration:

- Output speed is set to OSPEEDR[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 V_{DD}

Refer to [Section 6.3.17: I/O port characteristics](#) for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).


Table 62. SPI dynamic characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{SCK} $1/t_c(SCK)$	SPI clock frequency	Master mode, SPI1/4/5/6, 2.7 V ≤ V_{DD} ≤ 3.6 V	-	-	45	MHz
		Slave mode, SPI1/4/5/6, 2.7 V ≤ V_{DD} ≤ 3.6 V			45	
		Transmitter/ full-duplex			38 ⁽²⁾	
		Master mode, SPI1/2/3/4/5/6, 1.7 V ≤ V_{DD} ≤ 3.6 V	-	-	22.5	
		Slave mode, SPI1/2/3/4/5/6, 1.7 V ≤ V_{DD} ≤ 3.6 V			22.5	
Duty(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%

General PCB design guidelines

Power supply decoupling should be performed as shown in [Figure 52](#) or [Figure 53](#), depending on whether V_{REF+} is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.


Figure 52. Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})



ai17535b


1. V_{REF+} and V_{REF-} inputs are both available on UFBGA176. V_{REF+} is also available on LQFP100, LQFP144, and LQFP176. When V_{REF+} and V_{REF-} are not available, they are internally connected to V_{DDA} and V_{SSA} .

Figure 65. PC Card/CompactFlash controller waveforms for attribute memory read access



1. Only data bits 0...7 are read (bits 8...15 are disregarded).

Figure 68. PC Card/CompactFlash controller waveforms for I/O space write access

Table 98. Switching characteristics for PC Card/CF read and write cycles in attribute/common space⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
$t_v(\text{NCE}_{\text{x}}\text{-A})$	FMC_NCEx low to FMC_Ay valid	-	0	ns
$t_h(\text{NCE}_{\text{x}}\text{-AI})$	FMC_NCEx high to FMC_Ax invalid	0	-	ns
$t_d(\text{NREG-NCE}_{\text{x}})$	FMC_NCEx low to FMC_NREG valid	-	1	ns
$t_h(\text{NCE}_{\text{x}}\text{-NREG})$	FMC_NCEx high to FMC_NREG invalid	$T_{\text{HCLK}} - 2$	-	ns
$t_d(\text{NCE}_{\text{x}}\text{-NWE})$	FMC_NCEx low to FMC_NWE low	-	$5T_{\text{HCLK}}$	ns
$t_w(\text{NWE})$	FMC_NWE low width	$8T_{\text{HCLK}} - 0.5$	$8T_{\text{HCLK}} + 0.5$	ns
$t_d(\text{NWE-NCE}_{\text{x}})$	FMC_NWE high to FMC_NCEx high	$5T_{\text{HCLK}} + 1$	-	ns
$t_v(\text{NWE-D})$	FMC_NWE low to FMC_D[15:0] valid	-	0	ns
$t_h(\text{NWE-D})$	FMC_NWE high to FMC_D[15:0] invalid	$9T_{\text{HCLK}} - 0.5$	-	ns
$t_d(\text{D-NWE})$	FMC_D[15:0] valid before FMC_NWE high	$13T_{\text{HCLK}} - 3$		ns
$t_d(\text{NCE}_{\text{x}}\text{-NOE})$	FMC_NCEx low to FMC_NOE low	-	$5T_{\text{HCLK}}$	ns
$t_w(\text{NOE})$	FMC_NOE low width	$8 T_{\text{HCLK}} - 0.5$	$8 T_{\text{HCLK}} + 0.5$	ns
$t_d(\text{NOE-NCE}_{\text{x}})$	FMC_NOE high to FMC_NCEx high	$5T_{\text{HCLK}} - 1$	-	ns
$t_{su}(\text{D-NOE})$	FMC_D[15:0] valid data before FMC_NOE high	T_{HCLK}	-	ns
$t_h(\text{NOE-D})$	FMC_NOE high to FMC_D[15:0] invalid	0	-	ns

1. $C_L = 30 \text{ pF}$.

2. Guaranteed by characterization results.




Figure 69. NAND controller waveforms for read access**Figure 70. NAND controller waveforms for write access**

Figure 90. LQFP176 - 176-pin, 24 x 24 mm low profile quad flat recommended footprint




1. Dimensions are expressed in millimeters.

Device marking for UFBGA176+25

The following figure gives an example of topside marking orientation versus ball A1 identifier location.


Other optional marking or inset/upset marks, which depends assembly location, are not indicated below.

Figure 100. UFBGA176+25 marking example (package top view)



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.

Figure 109. RMII with a 25 MHz crystal and PHY with PLL



1. f_{HCLK} must be greater than 25 MHz.
2. The 25 MHz (PHY_CLK) must be derived directly from the HSE oscillator, before the PLL block.