



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	47
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	52-LQFP
Supplier Device Package	52-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21355cnfp-x6

Table 1.2 Specifications for R8C/35C Group (2)

Item	Function	Specification
Serial Interface	UART0, UART1 UART2	Clock synchronous serial I/O/UART × 2 channel Clock synchronous serial I/O/UART, I ² C mode (I ² C-bus), multiprocessor communication function
Synchronous Serial Communication Unit (SSU)		1 (shared with I ² C-bus)
I ² C bus		1 (shared with SSU)
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function, with sweep mode
D/A Converter		8-bit resolution × 2 circuits
Comparator B		2 circuits
Flash Memory		<ul style="list-style-type: none"> • Programming and erasure voltage: VCC = 2.7 to 5.5 V • Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM) • Program security: ROM code protect, ID code check • Debug functions: On-chip debug, on-board flash rewrite function • Background operation (BGO) function
Operating Frequency/Supply Voltage		f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)
Current consumption		<p>Typ. 6.5 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 3.5 μA (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) Typ. 2.0 μA (VCC = 3.0 V, stop mode)</p>
Operating Ambient Temperature		-20 to 85°C (N version) -40 to 85°C (D version) (1)
Package		52-pin LQFP Package code: PLQP0052JA-A (previous code: 52P6A-A)

Note:

- Specify the D version if D version functions are to be used.

1.4 Pin Assignment

Figure 1.3 shows the Pin Assignment (Top View). Tables 1.4 and 1.5 outline the Pin Name Information by Pin Number.




Figure 1.3 Pin Assignment (Top View)

Table 1.4 Pin Name Information by Pin Number (1)

Pin Number	Control Pin	Port	I/O Pin Functions for Peripheral Modules					
			Interrupt	Timer	Serial Interface	SSU	I ² C bus	A/D Converter, D/A Converter, Comparator B
1		P5_6		(TRA0)				
2		P3_2	(INT1/INT2)	(TRAIO)				
3		P3_0		(TRA0)				
4		P4_2						VREF
5	MODE							
6	(XCIN)	P4_3						
7	(XCOUT)	P4_4						
8	RESET							
9	XOUT	P4_7						
10	VSS/AVSS							
11	XIN	P4_6						
12	VCC/AVCC							
13		P3_7		TRA0	(RXD2/SCL2/ TXD2/SDA2)	SSO	SDA	
14		P3_5		(TRCIOD)	(CLK2)	SSCK	SCL	
15		P3_4		(TRCIOC)	(RXD2/SCL2/ TXD2/SDA2)	SSI		IVREF3
16		P3_3	INT3	(TRCCLK)	(CTS2/RTS2)	SCS		IVCMP3
17		P2_7		(TRDIOD1)				
18		P2_6		(TRDIOC1)				
19		P2_5		(TRDIOB1)				
20		P2_4		(TRDIOA1)				
21		P2_3		(TRDIOD0)				
22		P2_2		(TRCIOD/ TRDIOB0)				
23		P2_1		(TRCIOC/ TRDIOC0)				
24		P2_0	(INT1)	(TRCIOB/ TRDIOA0/ TRDCLK)				
25		P3_6	(INT1)					
26		P3_1		(TRBO)				
27		P6_7	(INT3)	(TRCIOD)				
28		P6_6	INT2	(TRCIOC)	(TXD2/SDA2)			
29		P6_5	INT4	(TRCIOB)	(CLK1/CLK2)			
30		P4_5	INT0		(RXD2/SCL2)			ADTRG
31		P1_7	INT1	(TRAIO)				IVCMP1
32		P1_6			(CLK0)			IVREF1
33		P1_5	(INT1)	(TRAIO)	(RXD0)			
34		P1_4		(TRCCLK)	(TXD0)			
35		P1_3	KI3	TRBO (/TRCIOC)				AN11

Note:

1. Can be assigned to the pin in parentheses by a program.

1.5 Pin Functions

Tables 1.6 and 1.7 list Pin Functions.

Table 1.6 Pin Functions (1)

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	—	Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	—	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input “L” on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins ⁽¹⁾ . To use an external clock, input it to the XOUT pin and leave the XIN pin open.
XIN clock output	XOUT	I/O	
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT pins ⁽¹⁾ . To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
XCIN clock output	XCOUT	O	
INT interrupt input	INT0 to INT4	I	INT interrupt input pins. INT0 is timer RB, RC and RD input pin.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	O	Timer RA output pin
Timer RB	TRBO	O	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOD, TRCIOD	I/O	Timer RC I/O pins
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins
	TRDCLK	I	External clock input pin
Timer RE	TREO	O	Divided clock output pin
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD1, RXD2	I	Serial data input pins
	TXD0, TXD1, TXD2	O	Serial data output pins
	CTS2	I	Transmission control input pin
	RTS2	O	Reception control output pin
	SCL2	I/O	I ² C mode clock I/O pin
I ² C bus	SDA2	I/O	I ² C mode data I/O pin
	SCL	I/O	Clock I/O pin
SSU	SDA	I/O	Data I/O pin
	SSI	I/O	Data I/O pin
	SCS	I/O	Chip-select signal I/O pin
	SSCK	I/O	Clock I/O pin
SSO	SSO	I/O	Data I/O pin

I: Input O: Output I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.

Table 1.7 Pin Functions (2)

Item	Pin Name	I/O Type	Description
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter and D/A converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
	ADTRG	I	A/D external trigger input pin
D/A converter	DA0, DA1	O	D/A converter output pins
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins
	IVREF1, IVREF3	I	Comparator B reference voltage input pins
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P5_6, P5_7, P6_0 to P6_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. All ports can be used as LED drive ports.
Input port	P4_2	I	Input-only port

I: Input

O: Output

I/O: Input and output

Table 4.10 SFR Information (10)⁽¹⁾

Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			XXh
2C76h			XXh
2C77h			XXh
2C78h			XXh
2C79h			XXh
2C7Ah	DTC Control Data 7	DTCD7	XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h			XXh
2C81h			XXh
2C82h	DTC Control Data 8	DTCD8	XXh
2C83h			XXh
2C84h			XXh
2C85h			XXh
2C86h			XXh
2C87h			XXh
2C88h			XXh
2C89h			XXh
2C8Ah	DTC Control Data 9	DTCD9	XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
2C90h			XXh
2C91h			XXh
2C92h	DTC Control Data 10	DTCD10	XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
2C96h			XXh
2C97h			XXh
2C98h			XXh
2C99h			XXh
2C9Ah	DTC Control Data 11	DTCD11	XXh
2C9Bh			XXh
2C9Ch			XXh
2C9Dh			XXh
2C9Eh			XXh
2C9Fh			XXh
2CA0h			XXh
2CA1h			XXh
2CA2h	DTC Control Data 12	DTCD12	XXh
2CA3h			XXh
2CA4h			XXh
2CA5h			XXh
2CA6h			XXh
2CA7h			XXh
2CA8h			XXh
2CA9h	DTC Control Data 13	DTCD13	XXh
2CAAh			XXh
2CABh			XXh
2CACh			XXh
2CADh			XXh
2CAEh			XXh
2CAFh			XXh

X: Undefined

Note:

- The blank areas are reserved and cannot be accessed by users.

5. Electrical Characteristics

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vi	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	-40°C ≤ Topr ≤ 85°C	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C




Figure 5.1 Ports P0 to P6 Timing Measurement Circuit

Table 5.3 A/D Converter Characteristics

Symbol	Parameter	Conditions		Standard			Unit
				Min.	Typ.	Max.	
-	Resolution	$V_{ref} = AVcc$		-	-	10	Bit
-	Absolute accuracy	10-bit mode	$V_{ref} = AVcc = 5.0\text{ V}$	AN0 to AN7 input, AN8 to AN11 input		-	-
			$V_{ref} = AVcc = 3.3\text{ V}$	AN0 to AN7 input, AN8 to AN11 input		-	-
			$V_{ref} = AVcc = 3.0\text{ V}$	AN0 to AN7 input, AN8 to AN11 input		-	-
			$V_{ref} = AVcc = 2.2\text{ V}$	AN0 to AN7 input, AN8 to AN11 input		-	-
		8-bit mode	$V_{ref} = AVcc = 5.0\text{ V}$	AN0 to AN7 input, AN8 to AN11 input		-	-
			$V_{ref} = AVcc = 3.3\text{ V}$	AN0 to AN7 input, AN8 to AN11 input		-	-
			$V_{ref} = AVcc = 3.0\text{ V}$	AN0 to AN7 input, AN8 to AN11 input		-	-
			$V_{ref} = AVcc = 2.2\text{ V}$	AN0 to AN7 input, AN8 to AN11 input		-	-
ϕ_{AD}	A/D conversion clock	$4.0\text{ V} \leq V_{ref} = AVcc \leq 5.5\text{ V}$ (2)		2	-	20	MHz
		$3.2\text{ V} \leq V_{ref} = AVcc \leq 5.5\text{ V}$ (2)		2	-	16	MHz
		$2.7\text{ V} \leq V_{ref} = AVcc \leq 5.5\text{ V}$ (2)		2	-	10	MHz
		$2.2\text{ V} \leq V_{ref} = AVcc \leq 5.5\text{ V}$ (2)		2	-	5	MHz
-	Tolerance level impedance			-	3	-	k Ω
tconv	Conversion time	10-bit mode	$V_{ref} = AVcc = 5.0\text{ V}$, $\phi_{AD} = 20\text{ MHz}$	2.2	-	-	μs
		8-bit mode	$V_{ref} = AVcc = 5.0\text{ V}$, $\phi_{AD} = 20\text{ MHz}$	2.2	-	-	μs
tsamp	Sampling time	$\phi_{AD} = 20\text{ MHz}$		0.8	-	-	μs
Ivref	V _{ref} current	$V_{cc} = 5\text{ V}$, $XIN = f1 = \phi_{AD} = 20\text{ MHz}$		-	45	-	μA
V _{ref}	Reference voltage			2.2	-	AVcc	V
V _{IA}	Analog input voltage (3)			0	-	V _{ref}	V
OCVREF	On-chip reference voltage	$2\text{ MHz} \leq \phi_{AD} \leq 4\text{ MHz}$		1.19	1.34	1.49	V

Notes:

1. $V_{cc}/AVcc = V_{ref} = 2.2$ to 5.5 V , $V_{ss} = 0\text{ V}$ and $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.6 Flash Memory (Program ROM) Electrical Characteristics

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
–	Program/erase endurance (2)		1,000 (3)	–	–	times
–	Byte program time		–	80	500	μs
–	Block erase time		–	0.3	–	s
td(SR-SUS)	Time delay from suspend request until suspend		–	–	5+CPU clock × 3 cycles	ms
–	Interval from erase start/restart until following suspend request		0	–	–	μs
–	Time from suspend until erase restart		–	–	30+CPU clock × 1 cycle	μs
td(CMDRST-READY)	Time from when command is forcibly terminated until reading is enabled		–	–	30+CPU clock × 1 cycle	μs
–	Program, erase voltage		2.7	–	5.5	V
–	Read voltage		1.8	–	5.5	V
–	Program, erase temperature		0	–	60	°C
–	Data hold time (7)	Ambient temperature = 55°C	20	–	–	year

Notes:

1. Vcc = 2.7 to 5.5 V and T_{opr} = 0 to 60°C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.8 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{det0}	Voltage detection level V _{det0_0} (2)		1.80	1.90	2.05	V
	Voltage detection level V _{det0_1} (2)		2.15	2.35	2.50	V
	Voltage detection level V _{det0_2} (2)		2.70	2.85	3.05	V
	Voltage detection level V _{det0_3} (2)		3.55	3.80	4.05	V
–	Voltage detection 0 circuit response time (4)	At the falling of Vcc from 5 V to (V _{det0_0} – 0.1) V	–	6	150	μs
–	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	–	1.5	–	μA
td(E-A)	Waiting time until voltage detection circuit operation starts (3)		–	–	100	μs

Notes:

1. The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = –20 to 85°C (N version) / –40 to 85°C (D version).
2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
4. Time until the voltage monitor 0 reset is generated after the voltage passes V_{det0}.

Table 5.9 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{det1}	Voltage detection level V _{det1_0} (2)	At the falling of Vcc	2.00	2.20	2.40	V
	Voltage detection level V _{det1_1} (2)	At the falling of Vcc	2.15	2.35	2.55	V
	Voltage detection level V _{det1_2} (2)	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level V _{det1_3} (2)	At the falling of Vcc	2.45	2.65	2.85	V
	Voltage detection level V _{det1_4} (2)	At the falling of Vcc	2.60	2.80	3.00	V
	Voltage detection level V _{det1_5} (2)	At the falling of Vcc	2.75	2.95	3.15	V
	Voltage detection level V _{det1_6} (2)	At the falling of Vcc	2.85	3.10	3.40	V
	Voltage detection level V _{det1_7} (2)	At the falling of Vcc	3.00	3.25	3.55	V
	Voltage detection level V _{det1_8} (2)	At the falling of Vcc	3.15	3.40	3.70	V
	Voltage detection level V _{det1_9} (2)	At the falling of Vcc	3.30	3.55	3.85	V
	Voltage detection level V _{det1_A} (2)	At the falling of Vcc	3.45	3.70	4.00	V
	Voltage detection level V _{det1_B} (2)	At the falling of Vcc	3.60	3.85	4.15	V
	Voltage detection level V _{det1_C} (2)	At the falling of Vcc	3.75	4.00	4.30	V
	Voltage detection level V _{det1_D} (2)	At the falling of Vcc	3.90	4.15	4.45	V
–	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	V _{det1_0} to V _{det1_5} selected	–	0.07	–	V
		V _{det1_6} to V _{det1_F} selected	–	0.10	–	V
–	Voltage detection 1 circuit response time (3)	At the falling of Vcc from 5 V to (V _{det1_0} – 0.1) V	–	60	150	μs
–	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	–	1.7	–	μA
td(E-A)	Waiting time until voltage detection circuit operation starts (4)		–	–	100	μs

Notes:

1. The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = –20 to 85°C (N version) / –40 to 85°C (D version).
2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes V_{det1}.
4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

Table 5.12 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
–	High-speed on-chip oscillator frequency after reset	Vcc = 1.8 V to 5.5 V –20°C ≤ Topr ≤ 85°C	38.4	40	41.6	MHz
		Vcc = 1.8 V to 5.5 V –40°C ≤ Topr ≤ 85°C	38.0	40	42.0	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register (2)	Vcc = 1.8 V to 5.5 V –20°C ≤ Topr ≤ 85°C	35.389	36.864	38.338	MHz
		Vcc = 1.8 V to 5.5 V –40°C ≤ Topr ≤ 85°C	35.020	36.864	38.707	MHz
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register	Vcc = 1.8 V to 5.5 V –20°C ≤ Topr ≤ 85°C	30.72	32	33.28	MHz
		Vcc = 1.8 V to 5.5 V –40°C ≤ Topr ≤ 85°C	30.40	32	33.60	MHz
–	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	–	0.5	3	ms
–	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	–	400	–	µA

Notes:

1. Vcc = 1.8 to 5.5 V, Topr = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.
2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.13 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
FOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
–	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	–	30	100	µs
–	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	–	2	–	µA

Note:

1. Vcc = 1.8 to 5.5 V, Topr = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.

Table 5.14 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
td(P-R)	Time for internal power supply stabilization during power-on (2)		–	–	2,000	µs

Notes:

1. The measurement condition is Vcc = 1.8 to 5.5 V and Topr = 25°C.
2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

Table 5.15 Timing Requirements of Synchronous Serial Communication Unit (SSU) (1)

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
tsUCYC	SSCK clock cycle time		4	—	—	tcYC (2)
tH	SSCK clock "H" width		0.4	—	0.6	tsUCYC
tL0	SSCK clock "L" width		0.4	—	0.6	tsUCYC
tRISE	SSCK clock rising time	Master	—	—	1	tcYC (2)
		Slave	—	—	1	μs
tFALL	SSCK clock falling time	Master	—	—	1	tcYC (2)
		Slave	—	—	1	μs
tsu	SSO, SSI data input setup time		100	—	—	ns
tH	SSO, SSI data input hold time		1	—	—	tcYC (2)
tLEAD	SCS setup time	Slave	1tcYC + 50	—	—	ns
tLAG	SCS hold time	Slave	1tcYC + 50	—	—	ns
tOD	SSO, SSI data output delay time		—	—	1	tcYC (2)
tsA	SSI slave access time	2.7 V ≤ Vcc ≤ 5.5 V	—	—	1.5tcYC + 100	ns
		1.8 V ≤ Vcc < 2.7 V	—	—	1.5tcYC + 200	ns
tOR	SSI slave out open time	2.7 V ≤ Vcc ≤ 5.5 V	—	—	1.5tcYC + 100	ns
		1.8 V ≤ Vcc < 2.7 V	—	—	1.5tcYC + 200	ns

Notes:

1. Vcc = 1.8 to 5.5 V, Vss = 0 V and T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. 1tcYC = 1/f₁(s)




Figure 5.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)

**Table 5.18 Electrical Characteristics (2) [3.3 V ≤ Vcc ≤ 5.5 V]
(Topr = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit	
			Min.	Typ.	Max.		
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are Vss	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	–	6.5	15	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	–	5.3	12.5	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	–	3.6	–	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	3.0	–	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	2.2	–	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	1.5	–	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	–	7.0	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	3.0	–	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16, MSTIIC = MSTTRD = MSTTRC = 1	–	1	–	mA
	Low-speed on-chip oscillator mode	Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	–	90	400	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, FMR27 = 1, VCA20 = 0	–	85	400	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	47	–	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	15	100	μA
	Stop mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	4	90	μA	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	3.5	–	μA
		XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1, Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	2.0	5.0	μA	
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1, Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	5.0 (1)	–	μA
					15 (2)		

Notes:

- Value when the program ROM capacity of the product is 16 Kbytes to 32 Kbytes.
- Value when the program ROM capacity of the product is 48 Kbytes to 128 Kbytes.

Table 5.23 Electrical Characteristics (3) [2.7 V ≤ Vcc < 4.2 V]

Symbol	Parameter		Condition		Standard			Unit
					Min.	Typ.	Max.	
VOH	Output "H" voltage	Other than XOUT	Drive capacity High	I _{OH} = -5 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity Low	I _{OH} = -1 mA	Vcc - 0.5	-	Vcc	V
		XOUT		I _{OH} = -200 μA	1.0	-	Vcc	V
VOL	Output "L" voltage	Other than XOUT	Drive capacity High	I _{OL} = 5 mA	-	-	0.5	V
			Drive capacity Low	I _{OL} = 1 mA	-	-	0.5	V
		XOUT		I _{OL} = 200 μA	-	-	0.5	V
VT+VT-	Hysteresis	<u>INT0</u> , <u>INT1</u> , <u>INT2</u> , <u>INT3</u> , <u>INT4</u> , <u>KI0</u> , <u>KI1</u> , <u>KI2</u> , <u>KI3</u> , <u>TRAIO</u> , <u>TRBO</u> , <u>TRCIOA</u> , <u>TRCIOB</u> , <u>TRCIOC</u> , <u>TRCIOD</u> , <u>TRDIOAO</u> , <u>TRDIOBO</u> , <u>TRDILOC0</u> , <u>TRDIOD0</u> , <u>TRDIOA1</u> , <u>TRDIOB1</u> , <u>TRDILOC1</u> , <u>TRDIOD1</u> , <u>TRCTRG</u> , <u>TRCCLK</u> , <u>ADTRG</u> , <u>RXD0</u> , <u>RXD1</u> , <u>RXD2</u> , <u>CLK0</u> , <u>CLK1</u> , <u>CLK2</u> , <u>SSI</u> , <u>SCL</u> , <u>SDA</u> , <u>SSO</u>	Vcc = 3.0 V		0.1	0.4	-	V
		RESET	Vcc = 3.0 V		0.1	0.5	-	V
I _{IIH}	Input "H" current		VI = 3 V, Vcc = 3.0 V		-	-	4.0	μA
I _{IIL}	Input "L" current		VI = 0 V, Vcc = 3.0 V		-	-	-4.0	μA
R _{PULLUP}	Pull-up resistance		VI = 0 V, Vcc = 3.0 V		42	84	168	kΩ
R _{RXIN}	Feedback resistance	XIN			-	0.3	-	MΩ
R _{RXCIN}	Feedback resistance	XCIN			-	8	-	MΩ
V _{RAM}	RAM hold voltage		During stop mode		1.8	-	-	V

Note:

- 2.7 V ≤ Vcc < 4.2 V and T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.

**Table 5.24 Electrical Characteristics (4) [2.7 V ≤ Vcc < 3.3 V]
(Topr = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)**


Symbol	Parameter	Condition	Standard			Unit		
			Min.	Typ.	Max.			
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open, other pins are Vss	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	–	3.5	10	mA	
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	1.5	7.5	mA	
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	–	7.0	15	mA	
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	3.0	–	mA	
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	–	4.0	–	mA	
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	1.5	–	mA	
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	–	1	–	mA	
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	–	90	390	μA	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, FMR27 = 1, VCA20 = 0	–	80	400	μA	
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	–	40	–	μA	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	–	15	90	μA	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	–	4	80	μA	
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	–	3.5	–	μA	
			XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	2.0	5.0	μA	
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	5.0 (1)	–	μA	
					15 (2)			
Notes:								
1. Value when the program ROM capacity of the product is 16 Kbytes to 32 Kbytes.								
2. Value when the program ROM capacity of the product is 48 Kbytes to 128 Kbytes.								

Timing Requirements

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C)

Table 5.25 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(XOUT)	XOUT input cycle time	50	—	ns
tWH(XOUT)	XOUT input "H" width	24	—	ns
tWL(XOUT)	XOUT input "L" width	24	—	ns
tc(XCIN)	XCIN input cycle time	14	—	μs
tWH(XCIN)	XCIN input "H" width	7	—	μs
tWL(XCIN)	XCIN input "L" width	7	—	μs

**Figure 5.12 External Clock Input Timing Diagram when $V_{CC} = 3\text{ V}$** **Table 5.26 TRAIO Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TRAIO)	TRAIO input cycle time	300	—	ns
tWH(TRAIO)	TRAIO input "H" width	120	—	ns
tWL(TRAIO)	TRAIO input "L" width	120	—	ns



**Figure 5.13 TRAIO Input Timing Diagram when $V_{CC} = 3\text{ V}$**

Table 5.33 Serial Interface


Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLK <i>i</i> input cycle time	800	—	ns
$t_{w(CKH)}$	CLK <i>i</i> input "H" width	400	—	ns
$t_{w(CKL)}$	CLK <i>i</i> input "L" width	400	—	ns
$t_{d(C-Q)}$	TX <i>D</i> <i>i</i> output delay time	—	200	ns
$t_{h(C-Q)}$	TX <i>D</i> <i>i</i> hold time	0	—	ns
$t_{su(D-C)}$	RX <i>D</i> <i>i</i> input setup time	150	—	ns
$t_{h(C-D)}$	RX <i>D</i> <i>i</i> input hold time	90	—	ns

 $i = 0 \text{ to } 2$ **Figure 5.18 Serial Interface Timing Diagram when $V_{cc} = 2.2 \text{ V}$** **Table 5.34 External Interrupt $\overline{\text{INT}}_i$ ($i = 0 \text{ to } 4$) Input, Key Input Interrupt $\overline{\text{K}}_i$ ($i = 0 \text{ to } 3$)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(\text{INH})}$	$\overline{\text{INT}}_i$ input "H" width, $\overline{\text{K}}_i$ input "H" width	1000 ⁽¹⁾	—	ns
$t_{w(\text{INL})}$	$\overline{\text{INT}}_i$ input "L" width, $\overline{\text{K}}_i$ input "L" width	1000 ⁽²⁾	—	ns

Notes:

- When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input HIGH width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.
- When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input LOW width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.

**Figure 5.19 Input Timing Diagram for External Interrupt $\overline{\text{INT}}_i$ and Key Input Interrupt $\overline{\text{K}}_i$ when $V_{cc} = 2.2 \text{ V}$**

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Electronics website.

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-LQFP52-10x10-0.65	PLQP0052JA-A	52P6A-A	0.3g

NOTE)
 1. DIMENSIONS **1 AND **2 DO NOT INCLUDE MOLD FLASH.
 2. DIMENSION **3 DOES NOT INCLUDE TRIM OFFSET.

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	9.9	10.0	10.1
E	9.9	10.0	10.1
A ₂	—	1.4	—
H _D	11.8	12.0	12.2
H _E	11.8	12.0	12.2
A	—	—	1.7
A ₁	0.05	0.1	0.15
b _p	0.27	0.32	0.37
b ₁	—	0.30	—
c	0.09	0.145	0.20
c ₁	—	0.125	—
θ	0°	—	8°
[E]	—	0.65	—
x	—	—	0.13
y	—	—	0.10
Z _D	—	1.1	—
Z _E	—	1.1	—
L	0.35	0.5	0.65
L ₁	—	1.0	—