




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                 |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                          |
| Core Processor             | R8C                                                                                                                                                                             |
| Core Size                  | 16-Bit                                                                                                                                                                          |
| Speed                      | 20MHz                                                                                                                                                                           |
| Connectivity               | I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART                                                                                                                                  |
| Peripherals                | POR, PWM, Voltage Detect, WDT                                                                                                                                                   |
| Number of I/O              | 47                                                                                                                                                                              |
| Program Memory Size        | 32KB (32K x 8)                                                                                                                                                                  |
| Program Memory Type        | FLASH                                                                                                                                                                           |
| EEPROM Size                | 4K x 8                                                                                                                                                                          |
| RAM Size                   | 2.5K x 8                                                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V                                                                                                                                                                     |
| Data Converters            | A/D 12x10b; D/A 2x8b                                                                                                                                                            |
| Oscillator Type            | Internal                                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                               |
| Mounting Type              | Surface Mount                                                                                                                                                                   |
| Package / Case             | 52-LQFP                                                                                                                                                                         |
| Supplier Device Package    | 52-LQFP (10x10)                                                                                                                                                                 |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21356cdfp-30">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21356cdfp-30</a> |

### 1.3 Block Diagram

Figure 1.2 shows a Block Diagram.



**Figure 1.2 Block Diagram**

**Table 1.4 Pin Name Information by Pin Number (1)**

| Pin Number | Control Pin               | Port | I/O Pin Functions for Peripheral Modules |                         |                                   |                         |                      |                                            |
|------------|---------------------------|------|------------------------------------------|-------------------------|-----------------------------------|-------------------------|----------------------|--------------------------------------------|
|            |                           |      | Interrupt                                | Timer                   | Serial Interface                  | SSU                     | I <sup>2</sup> C bus | A/D Converter, D/A Converter, Comparator B |
| 1          |                           | P5_6 |                                          | (TRA0)                  |                                   |                         |                      |                                            |
| 2          |                           | P3_2 | ( $\overline{\text{INT1}}$ /INT2)        | (TRAIO)                 |                                   |                         |                      |                                            |
| 3          |                           | P3_0 |                                          | (TRA0)                  |                                   |                         |                      |                                            |
| 4          |                           | P4_2 |                                          |                         |                                   |                         |                      | VREF                                       |
| 5          | MODE                      |      |                                          |                         |                                   |                         |                      |                                            |
| 6          | (XCIN)                    | P4_3 |                                          |                         |                                   |                         |                      |                                            |
| 7          | (XCOUT)                   | P4_4 |                                          |                         |                                   |                         |                      |                                            |
| 8          | $\overline{\text{RESET}}$ |      |                                          |                         |                                   |                         |                      |                                            |
| 9          | XOUT                      | P4_7 |                                          |                         |                                   |                         |                      |                                            |
| 10         | VSS/AVSS                  |      |                                          |                         |                                   |                         |                      |                                            |
| 11         | XIN                       | P4_6 |                                          |                         |                                   |                         |                      |                                            |
| 12         | VCC/AVCC                  |      |                                          |                         |                                   |                         |                      |                                            |
| 13         |                           | P3_7 |                                          | TRA0                    | (RXD2/SCL2/TXD2/SDA2)             | SSO                     | SDA                  |                                            |
| 14         |                           | P3_5 |                                          | (TRCIOD)                | (CLK2)                            | SSCK                    | SCL                  |                                            |
| 15         |                           | P3_4 |                                          | (TRCIOC)                | (RXD2/SCL2/TXD2/SDA2)             | SSI                     |                      | IVREF3                                     |
| 16         |                           | P3_3 | $\overline{\text{INT3}}$                 | (TRCCLK)                | ( $\overline{\text{CTS2}}$ /RTS2) | $\overline{\text{SCS}}$ |                      | IVCMP3                                     |
| 17         |                           | P2_7 |                                          | (TRDIOD1)               |                                   |                         |                      |                                            |
| 18         |                           | P2_6 |                                          | (TRDIOC1)               |                                   |                         |                      |                                            |
| 19         |                           | P2_5 |                                          | (TRDIOB1)               |                                   |                         |                      |                                            |
| 20         |                           | P2_4 |                                          | (TRDIOA1)               |                                   |                         |                      |                                            |
| 21         |                           | P2_3 |                                          | (TRDIOD0)               |                                   |                         |                      |                                            |
| 22         |                           | P2_2 |                                          | (TRCIOD/TRDIOB0)        |                                   |                         |                      |                                            |
| 23         |                           | P2_1 |                                          | (TRCIOC/TRDIOC0)        |                                   |                         |                      |                                            |
| 24         |                           | P2_0 | ( $\overline{\text{INT1}}$ )             | (TRCIOB/TRDIOA0/TRDCLK) |                                   |                         |                      |                                            |
| 25         |                           | P3_6 | ( $\overline{\text{INT1}}$ )             |                         |                                   |                         |                      |                                            |
| 26         |                           | P3_1 |                                          | (TRBO)                  |                                   |                         |                      |                                            |
| 27         |                           | P6_7 | ( $\overline{\text{INT3}}$ )             | (TRCIOD)                |                                   |                         |                      |                                            |
| 28         |                           | P6_6 | $\overline{\text{INT2}}$                 | (TRCIOC)                | (TXD2/SDA2)                       |                         |                      |                                            |
| 29         |                           | P6_5 | $\overline{\text{INT4}}$                 | (TRCIOB)                | (CLK1/CLK2)                       |                         |                      |                                            |
| 30         |                           | P4_5 | $\overline{\text{INT0}}$                 |                         | (RXD2/SCL2)                       |                         |                      | $\overline{\text{ADTRG}}$                  |
| 31         |                           | P1_7 | $\overline{\text{INT1}}$                 | (TRAIO)                 |                                   |                         |                      | IVCMP1                                     |
| 32         |                           | P1_6 |                                          |                         | (CLK0)                            |                         |                      | IVREF1                                     |
| 33         |                           | P1_5 | ( $\overline{\text{INT1}}$ )             | (TRAIO)                 | (RXD0)                            |                         |                      |                                            |
| 34         |                           | P1_4 |                                          | (TRCCLK)                | (TXD0)                            |                         |                      |                                            |
| 35         |                           | P1_3 | $\overline{\text{KI3}}$                  | TRBO (/TRCIOC)          |                                   |                         |                      | AN11                                       |

Note:

1. Can be assigned to the pin in parentheses by a program.

**Table 1.5 Pin Name Information by Pin Number (2)**

| Pin Number | Control Pin | Port | I/O Pin Functions for Peripheral Modules |                 |                  |     |                      |                                            |
|------------|-------------|------|------------------------------------------|-----------------|------------------|-----|----------------------|--------------------------------------------|
|            |             |      | Interrupt                                | Timer           | Serial Interface | SSU | I <sup>2</sup> C bus | A/D Converter, D/A Converter, Comparator B |
| 36         |             | P1_2 | $\overline{KI2}$                         | (TRCIOB)        |                  |     |                      | AN10                                       |
| 37         |             | P1_1 | $\overline{KI1}$                         | (TRCIOA/TRCTRG) |                  |     |                      | AN9                                        |
| 38         |             | P1_0 | $\overline{KI0}$                         | (TRCIOD)        |                  |     |                      | AN8                                        |
| 39         |             | P0_7 |                                          | (TRCIOA)        |                  |     |                      | AN0/DA1                                    |
| 40         |             | P0_6 |                                          | (TRCIOD)        |                  |     |                      | AN1/DA0                                    |
| 41         |             | P0_5 |                                          | (TRCIOB)        |                  |     |                      | AN2                                        |
| 42         |             | P0_4 |                                          | TREO (/TRCIOB)  |                  |     |                      | AN3                                        |
| 43         |             | P0_3 |                                          | (TRCIOB)        | (CLK1)           |     |                      | AN4                                        |
| 44         |             | P0_2 |                                          | (TRCIOA/TRCTRG) | (RXD1)           |     |                      | AN5                                        |
| 45         |             | P0_1 |                                          | (TRCIOA/TRCTRG) | (TXD1)           |     |                      | AN6                                        |
| 46         |             | P0_0 |                                          | (TRCIOA/TRCTRG) |                  |     |                      | AN7                                        |
| 47         |             | P6_4 |                                          |                 | (RXD1)           |     |                      |                                            |
| 48         |             | P6_3 |                                          |                 | (TXD1)           |     |                      |                                            |
| 49         |             | P6_2 |                                          |                 | (CLK1)           |     |                      |                                            |
| 50         |             | P6_1 |                                          |                 |                  |     |                      |                                            |
| 51         |             | P6_0 |                                          | (TREO)          |                  |     |                      |                                            |
| 52         |             | P5_7 |                                          |                 |                  |     |                      |                                            |

Note:

1. Can be assigned to the pin in parentheses by a program.

## 1.5 Pin Functions

Tables 1.6 and 1.7 list Pin Functions.

**Table 1.6 Pin Functions (1)**

| Item                                    | Pin Name                                                               | I/O Type | Description                                                                                                                                                                                                                                     |
|-----------------------------------------|------------------------------------------------------------------------|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Power supply input                      | VCC, VSS                                                               | –        | Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.                                                                                                                                                                                  |
| Analog power supply input               | AVCC, AVSS                                                             | –        | Power supply for the A/D converter.<br>Connect a capacitor between AVCC and AVSS.                                                                                                                                                               |
| Reset input                             | $\overline{\text{RESET}}$                                              | I        | Input “L” on this pin resets the MCU.                                                                                                                                                                                                           |
| MODE                                    | MODE                                                                   | I        | Connect this pin to VCC via a resistor.                                                                                                                                                                                                         |
| XIN clock input                         | XIN                                                                    | I        | These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins <sup>(1)</sup> . To use an external clock, input it to the XOUT pin and leave the XIN pin open. |
| XIN clock output                        | XOUT                                                                   | I/O      |                                                                                                                                                                                                                                                 |
| XCIN clock input                        | XCIN                                                                   | I        | These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOU pins <sup>(1)</sup> . To use an external clock, input it to the XCIN pin and leave the XCOU pin open.                     |
| XCIN clock output                       | XCOU                                                                   | O        |                                                                                                                                                                                                                                                 |
| $\overline{\text{INT}}$ interrupt input | $\overline{\text{INT0}}$ to $\overline{\text{INT4}}$                   | I        | $\overline{\text{INT}}$ interrupt input pins.<br>$\overline{\text{INT0}}$ is timer RB, RC and RD input pin.                                                                                                                                     |
| Key input interrupt                     | $\overline{\text{KI0}}$ to $\overline{\text{KI3}}$                     | I        | Key input interrupt input pins                                                                                                                                                                                                                  |
| Timer RA                                | TRAIO                                                                  | I/O      | Timer RA I/O pin                                                                                                                                                                                                                                |
|                                         | TRA0                                                                   | O        | Timer RA output pin                                                                                                                                                                                                                             |
| Timer RB                                | TRBO                                                                   | O        | Timer RB output pin                                                                                                                                                                                                                             |
| Timer RC                                | TRCLK                                                                  | I        | External clock input pin                                                                                                                                                                                                                        |
|                                         | TRCTR                                                                  | I        | External trigger input pin                                                                                                                                                                                                                      |
|                                         | TRCIOA, TRCIOB, TRCIOC, TRCIOD                                         | I/O      | Timer RC I/O pins                                                                                                                                                                                                                               |
| Timer RD                                | TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1 | I/O      | Timer RD I/O pins                                                                                                                                                                                                                               |
|                                         | TRDCLK                                                                 | I        | External clock input pin                                                                                                                                                                                                                        |
| Timer RE                                | TREO                                                                   | O        | Divided clock output pin                                                                                                                                                                                                                        |
| Serial interface                        | CLK0, CLK1, CLK2                                                       | I/O      | Transfer clock I/O pins                                                                                                                                                                                                                         |
|                                         | RXD0, RXD1, RXD2                                                       | I        | Serial data input pins                                                                                                                                                                                                                          |
|                                         | TXD0, TXD1, TXD2                                                       | O        | Serial data output pins                                                                                                                                                                                                                         |
|                                         | $\overline{\text{CTS2}}$                                               | I        | Transmission control input pin                                                                                                                                                                                                                  |
|                                         | $\overline{\text{RTS2}}$                                               | O        | Reception control output pin                                                                                                                                                                                                                    |
|                                         | SCL2                                                                   | I/O      | I <sup>2</sup> C mode clock I/O pin                                                                                                                                                                                                             |
|                                         | SDA2                                                                   | I/O      | I <sup>2</sup> C mode data I/O pin                                                                                                                                                                                                              |
| I <sup>2</sup> C bus                    | SCL                                                                    | I/O      | Clock I/O pin                                                                                                                                                                                                                                   |
|                                         | SDA                                                                    | I/O      | Data I/O pin                                                                                                                                                                                                                                    |
| SSU                                     | SSI                                                                    | I/O      | Data I/O pin                                                                                                                                                                                                                                    |
|                                         | $\overline{\text{SCS}}$                                                | I/O      | Chip-select signal I/O pin                                                                                                                                                                                                                      |
|                                         | SSCK                                                                   | I/O      | Clock I/O pin                                                                                                                                                                                                                                   |
|                                         | SSO                                                                    | I/O      | Data I/O pin                                                                                                                                                                                                                                    |

I: Input      O: Output      I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.

### 3. Memory

#### 3.1 R8C/35C Group

Figure 3.1 is a Memory Map of R8C/35C Group. The R8C/35C Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 00000h. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/35C Group

**Table 4.3 SFR Information (3) (1)**

| Address | Register                                      | Symbol | After Reset |
|---------|-----------------------------------------------|--------|-------------|
| 0080h   | DTC Activation Control Register               | DTCTL  | 00h         |
| 0081h   |                                               |        |             |
| 0082h   |                                               |        |             |
| 0083h   |                                               |        |             |
| 0084h   |                                               |        |             |
| 0085h   |                                               |        |             |
| 0086h   |                                               |        |             |
| 0087h   |                                               |        |             |
| 0088h   | DTC Activation Enable Register 0              | DTCEN0 | 00h         |
| 0089h   | DTC Activation Enable Register 1              | DTCEN1 | 00h         |
| 008Ah   | DTC Activation Enable Register 2              | DTCEN2 | 00h         |
| 008Bh   | DTC Activation Enable Register 3              | DTCEN3 | 00h         |
| 008Ch   | DTC Activation Enable Register 4              | DTCEN4 | 00h         |
| 008Dh   | DTC Activation Enable Register 5              | DTCEN5 | 00h         |
| 008Eh   | DTC Activation Enable Register 6              | DTCEN6 | 00h         |
| 008Fh   |                                               |        |             |
| 0090h   |                                               |        |             |
| 0091h   |                                               |        |             |
| 0092h   |                                               |        |             |
| 0093h   |                                               |        |             |
| 0094h   |                                               |        |             |
| 0095h   |                                               |        |             |
| 0096h   |                                               |        |             |
| 0097h   |                                               |        |             |
| 0098h   |                                               |        |             |
| 0099h   |                                               |        |             |
| 009Ah   |                                               |        |             |
| 009Bh   |                                               |        |             |
| 009Ch   |                                               |        |             |
| 009Dh   |                                               |        |             |
| 009Eh   |                                               |        |             |
| 009Fh   |                                               |        |             |
| 00A0h   | UART0 Transmit/Receive Mode Register          | U0MR   | 00h         |
| 00A1h   | UART0 Bit Rate Register                       | U0BRG  | XXh         |
| 00A2h   | UART0 Transmit Buffer Register                | U0TB   | XXh         |
| 00A3h   |                                               |        | XXh         |
| 00A4h   | UART0 Transmit/Receive Control Register 0     | U0C0   | 00001000b   |
| 00A5h   | UART0 Transmit/Receive Control Register 1     | U0C1   | 00000010b   |
| 00A6h   | UART0 Receive Buffer Register                 | U0RB   | XXh         |
| 00A7h   |                                               |        | XXh         |
| 00A8h   | UART2 Transmit/Receive Mode Register          | U2MR   | 00h         |
| 00A9h   | UART2 Bit Rate Register                       | U2BRG  | XXh         |
| 00AAh   | UART2 Transmit Buffer Register                | U2TB   | XXh         |
| 00ABh   |                                               |        | XXh         |
| 00ACh   | UART2 Transmit/Receive Control Register 0     | U2C0   | 00001000b   |
| 00ADh   | UART2 Transmit/Receive Control Register 1     | U2C1   | 00000010b   |
| 00AEh   | UART2 Receive Buffer Register                 | U2RB   | XXh         |
| 00AFh   |                                               |        | XXh         |
| 00B0h   | UART2 Digital Filter Function Select Register | URXDF  | 00h         |
| 00B1h   |                                               |        |             |
| 00B2h   |                                               |        |             |
| 00B3h   |                                               |        |             |
| 00B4h   |                                               |        |             |
| 00B5h   |                                               |        |             |
| 00B6h   |                                               |        |             |
| 00B7h   |                                               |        |             |
| 00B8h   |                                               |        |             |
| 00B9h   |                                               |        |             |
| 00BAh   |                                               |        |             |
| 00BBh   | UART2 Special Mode Register 5                 | U2SMR5 | 00h         |
| 00BCh   | UART2 Special Mode Register 4                 | U2SMR4 | 00h         |
| 00BDh   | UART2 Special Mode Register 3                 | U2SMR3 | 000X0X0Xb   |
| 00BEh   | UART2 Special Mode Register 2                 | U2SMR2 | X0000000b   |
| 00BFh   | UART2 Special Mode Register                   | U2SMR  | X0000000b   |

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 4.4 SFR Information (4) <sup>(1)</sup>**

| Address | Register                   | Symbol  | After Reset |
|---------|----------------------------|---------|-------------|
| 00C0h   | A/D Register 0             | AD0     | XXh         |
| 00C1h   |                            |         | 000000XXb   |
| 00C2h   | A/D Register 1             | AD1     | XXh         |
| 00C3h   |                            |         | 000000XXb   |
| 00C4h   | A/D Register 2             | AD2     | XXh         |
| 00C5h   |                            |         | 000000XXb   |
| 00C6h   | A/D Register 3             | AD3     | XXh         |
| 00C7h   |                            |         | 000000XXb   |
| 00C8h   | A/D Register 4             | AD4     | XXh         |
| 00C9h   |                            |         | 000000XXb   |
| 00CAh   | A/D Register 5             | AD5     | XXh         |
| 00CBh   |                            |         | 000000XXb   |
| 00CCh   | A/D Register 6             | AD6     | XXh         |
| 00CDh   |                            |         | 000000XXb   |
| 00CEh   | A/D Register 7             | AD7     | XXh         |
| 00CFh   |                            |         | 000000XXb   |
| 00D0h   |                            |         |             |
| 00D1h   |                            |         |             |
| 00D2h   |                            |         |             |
| 00D3h   |                            |         |             |
| 00D4h   | A/D Mode Register          | ADMOD   | 00h         |
| 00D5h   | A/D Input Select Register  | ADINSEL | 11000000b   |
| 00D6h   | A/D Control Register 0     | ADCON0  | 00h         |
| 00D7h   | A/D Control Register 1     | ADCON1  | 00h         |
| 00D8h   | D/A0 Register              | DA0     | 00h         |
| 00D9h   | D/A1 Register              | DA1     | 00h         |
| 00DAh   |                            |         |             |
| 00DBh   |                            |         |             |
| 00DCh   | D/A Control Register       | DACON   | 00h         |
| 00DDh   |                            |         |             |
| 00DEh   |                            |         |             |
| 00DFh   |                            |         |             |
| 00E0h   | Port P0 Register           | P0      | XXh         |
| 00E1h   | Port P1 Register           | P1      | XXh         |
| 00E2h   | Port P0 Direction Register | PD0     | 00h         |
| 00E3h   | Port P1 Direction Register | PD1     | 00h         |
| 00E4h   | Port P2 Register           | P2      | XXh         |
| 00E5h   | Port P3 Register           | P3      | XXh         |
| 00E6h   | Port P2 Direction Register | PD2     | 00h         |
| 00E7h   | Port P3 Direction Register | PD3     | 00h         |
| 00E8h   | Port P4 Register           | P4      | XXh         |
| 00E9h   | Port P5 Register           | P5      | XXh         |
| 00EAh   | Port P4 Direction Register | PD4     | 00h         |
| 00EBh   | Port P5 Direction Register | PD5     | 00h         |
| 00ECh   | Port P6 Register           | P6      | XXh         |
| 00EDh   |                            |         |             |
| 00EEh   | Port P6 Direction Register | PD6     | 00h         |
| 00EFh   |                            |         |             |
| 00F0h   |                            |         |             |
| 00F1h   |                            |         |             |
| 00F2h   |                            |         |             |
| 00F3h   |                            |         |             |
| 00F4h   |                            |         |             |
| 00F5h   |                            |         |             |
| 00F6h   |                            |         |             |
| 00F7h   |                            |         |             |
| 00F8h   |                            |         |             |
| 00F9h   |                            |         |             |
| 00FAh   |                            |         |             |
| 00FBh   |                            |         |             |
| 00FCh   |                            |         |             |
| 00FDh   |                            |         |             |
| 00FEh   |                            |         |             |
| 00FFh   |                            |         |             |

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 4.6 SFR Information (6) (1)**

| Address | Register                                          | Symbol   | After Reset |
|---------|---------------------------------------------------|----------|-------------|
| 0140h   | Timer RD Control Register 0                       | TRDCR0   | 00h         |
| 0141h   | Timer RD I/O Control Register A0                  | TRDIOA0  | 10001000b   |
| 0142h   | Timer RD I/O Control Register C0                  | TRDIORC0 | 10001000b   |
| 0143h   | Timer RD Status Register 0                        | TRDSR0   | 11100000b   |
| 0144h   | Timer RD Interrupt Enable Register 0              | TRDIER0  | 11100000b   |
| 0145h   | Timer RD PWM Mode Output Level Control Register 0 | TRDPOCR0 | 11111000b   |
| 0146h   | Timer RD Counter 0                                | TRD0     | 00h         |
| 0147h   |                                                   |          | 00h         |
| 0148h   | Timer RD General Register A0                      | TRDGRA0  | FFh         |
| 0149h   |                                                   |          | FFh         |
| 014Ah   | Timer RD General Register B0                      | TRDGRB0  | FFh         |
| 014Bh   |                                                   |          | FFh         |
| 014Ch   | Timer RD General Register C0                      | TRDGRC0  | FFh         |
| 014Dh   |                                                   |          | FFh         |
| 014Eh   | Timer RD General Register D0                      | TRDGRD0  | FFh         |
| 014Fh   |                                                   |          | FFh         |
| 0150h   | Timer RD Control Register 1                       | TRDCR1   | 00h         |
| 0151h   | Timer RD I/O Control Register A1                  | TRDIOA1  | 10001000b   |
| 0152h   | Timer RD I/O Control Register C1                  | TRDIORC1 | 10001000b   |
| 0153h   | Timer RD Status Register 1                        | TRDSR1   | 11000000b   |
| 0154h   | Timer RD Interrupt Enable Register 1              | TRDIER1  | 11100000b   |
| 0155h   | Timer RD PWM Mode Output Level Control Register 1 | TRDPOCR1 | 11111000b   |
| 0156h   | Timer RD Counter 1                                | TRD1     | 00h         |
| 0157h   |                                                   |          | 00h         |
| 0158h   | Timer RD General Register A1                      | TRDGRA1  | FFh         |
| 0159h   |                                                   |          | FFh         |
| 015Ah   | Timer RD General Register B1                      | TRDGRB1  | FFh         |
| 015Bh   |                                                   |          | FFh         |
| 015Ch   | Timer RD General Register C1                      | TRDGRC1  | FFh         |
| 015Dh   |                                                   |          | FFh         |
| 015Eh   | Timer RD General Register D1                      | TRDGRD1  | FFh         |
| 015Fh   |                                                   |          | FFh         |
| 0160h   | UART1 Transmit/Receive Mode Register              | U1MR     | 00h         |
| 0161h   | UART1 Bit Rate Register                           | U1BRG    | XXh         |
| 0162h   | UART1 Transmit Buffer Register                    | U1TB     | XXh         |
| 0163h   |                                                   |          | XXh         |
| 0164h   | UART1 Transmit/Receive Control Register 0         | U1C0     | 00001000b   |
| 0165h   | UART1 Transmit/Receive Control Register 1         | U1C1     | 00000010b   |
| 0166h   | UART1 Receive Buffer Register                     | U1RB     | XXh         |
| 0167h   |                                                   |          | XXh         |
| 0168h   |                                                   |          |             |
| 0169h   |                                                   |          |             |
| 016Ah   |                                                   |          |             |
| 016Bh   |                                                   |          |             |
| 016Ch   |                                                   |          |             |
| 016Dh   |                                                   |          |             |
| 016Eh   |                                                   |          |             |
| 016Fh   |                                                   |          |             |
| 0170h   |                                                   |          |             |
| 0171h   |                                                   |          |             |
| 0172h   |                                                   |          |             |
| 0173h   |                                                   |          |             |
| 0174h   |                                                   |          |             |
| 0175h   |                                                   |          |             |
| 0176h   |                                                   |          |             |
| 0177h   |                                                   |          |             |
| 0178h   |                                                   |          |             |
| 0179h   |                                                   |          |             |
| 017Ah   |                                                   |          |             |
| 017Bh   |                                                   |          |             |
| 017Ch   |                                                   |          |             |
| 017Dh   |                                                   |          |             |
| 017Eh   |                                                   |          |             |
| 017Fh   |                                                   |          |             |

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.


**Table 4.8 SFR Information (8) (1)**

| Address | Register                                  | Symbol | After Reset |
|---------|-------------------------------------------|--------|-------------|
| 01C0h   | Address Match Interrupt Register 0        | RMAD0  | XXh         |
| 01C1h   |                                           |        | XXh         |
| 01C2h   |                                           |        | 0000XXXXb   |
| 01C3h   | Address Match Interrupt Enable Register 0 | AIER0  | 00h         |
| 01C4h   | Address Match Interrupt Register 1        | RMAD1  | XXh         |
| 01C5h   |                                           |        | XXh         |
| 01C6h   |                                           |        | 0000XXXXb   |
| 01C7h   | Address Match Interrupt Enable Register 1 | AIER1  | 00h         |
| 01C8h   |                                           |        |             |
| 01C9h   |                                           |        |             |
| 01CAh   |                                           |        |             |
| 01CBh   |                                           |        |             |
| 01CCh   |                                           |        |             |
| 01CDh   |                                           |        |             |
| 01CEh   |                                           |        |             |
| 01CFh   |                                           |        |             |
| 01D0h   |                                           |        |             |
| 01D1h   |                                           |        |             |
| 01D2h   |                                           |        |             |
| 01D3h   |                                           |        |             |
| 01D4h   |                                           |        |             |
| 01D5h   |                                           |        |             |
| 01D6h   |                                           |        |             |
| 01D7h   |                                           |        |             |
| 01D8h   |                                           |        |             |
| 01D9h   |                                           |        |             |
| 01DAh   |                                           |        |             |
| 01DBh   |                                           |        |             |
| 01DCh   |                                           |        |             |
| 01DDh   |                                           |        |             |
| 01DEh   |                                           |        |             |
| 01DFh   |                                           |        |             |
| 01E0h   | Pull-Up Control Register 0                | PUR0   | 00h         |
| 01E1h   | Pull-Up Control Register 1                | PUR1   | 00h         |
| 01E2h   |                                           |        |             |
| 01E3h   |                                           |        |             |
| 01E4h   |                                           |        |             |
| 01E5h   |                                           |        |             |
| 01E6h   |                                           |        |             |
| 01E7h   |                                           |        |             |
| 01E8h   |                                           |        |             |
| 01E9h   |                                           |        |             |
| 01EAh   |                                           |        |             |
| 01EBh   |                                           |        |             |
| 01ECh   |                                           |        |             |
| 01EDh   |                                           |        |             |
| 01EEh   |                                           |        |             |
| 01EFh   |                                           |        |             |
| 01F0h   | Port P1 Drive Capacity Control Register   | P1DRR  | 00h         |
| 01F1h   | Port P2 Drive Capacity Control Register   | P2DRR  | 00h         |
| 01F2h   | Drive Capacity Control Register 0         | DRR0   | 00h         |
| 01F3h   | Drive Capacity Control Register 1         | DRR1   | 00h         |
| 01F4h   |                                           |        |             |
| 01F5h   | Input Threshold Control Register 0        | VLT0   | 00h         |
| 01F6h   | Input Threshold Control Register 1        | VLT1   | 00h         |
| 01F7h   |                                           |        |             |
| 01F8h   | Comparator B Control Register 0           | INTCMP | 00h         |
| 01F9h   |                                           |        |             |
| 01FAh   | External Input Enable Register 0          | INTEN  | 00h         |
| 01FBh   | External Input Enable Register 1          | INTEN1 | 00h         |
| 01FCh   | INT Input Filter Select Register 0        | INTF   | 00h         |
| 01FDh   | INT Input Filter Select Register 1        | INTF1  | 00h         |
| 01FEh   | Key Input Enable Register 0               | KIEN   | 00h         |
| 01FFh   |                                           |        |             |

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.



**Figure 5.1** Ports P0 to P6 Timing Measurement Circuit

**Table 5.8 Voltage Detection 0 Circuit Electrical Characteristics**

| Symbol  | Parameter                                                         | Condition                                           | Standard |      |      | Unit |
|---------|-------------------------------------------------------------------|-----------------------------------------------------|----------|------|------|------|
|         |                                                                   |                                                     | Min.     | Typ. | Max. |      |
| Vdet0   | Voltage detection level Vdet0_0 (2)                               |                                                     | 1.80     | 1.90 | 2.05 | V    |
|         | Voltage detection level Vdet0_1 (2)                               |                                                     | 2.15     | 2.35 | 2.50 | V    |
|         | Voltage detection level Vdet0_2 (2)                               |                                                     | 2.70     | 2.85 | 3.05 | V    |
|         | Voltage detection level Vdet0_3 (2)                               |                                                     | 3.55     | 3.80 | 4.05 | V    |
| —       | Voltage detection 0 circuit response time (4)                     | At the falling of Vcc from 5 V to (Vdet0_0 – 0.1) V | —        | 6    | 150  | μs   |
| —       | Voltage detection circuit self power consumption                  | VCA25 = 1, Vcc = 5.0 V                              | —        | 1.5  | —    | μA   |
| td(E-A) | Waiting time until voltage detection circuit operation starts (3) |                                                     | —        | —    | 100  | μs   |

Notes:

1. The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = –20 to 85°C (N version) / –40 to 85°C (D version).
2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
4. Time until the voltage monitor 0 reset is generated after the voltage passes Vdet0.

**Table 5.9 Voltage Detection 1 Circuit Electrical Characteristics**

| Symbol  | Parameter                                                            | Condition                                           | Standard |      |      | Unit |
|---------|----------------------------------------------------------------------|-----------------------------------------------------|----------|------|------|------|
|         |                                                                      |                                                     | Min.     | Typ. | Max. |      |
| Vdet1   | Voltage detection level Vdet1_0 (2)                                  | At the falling of Vcc                               | 2.00     | 2.20 | 2.40 | V    |
|         | Voltage detection level Vdet1_1 (2)                                  | At the falling of Vcc                               | 2.15     | 2.35 | 2.55 | V    |
|         | Voltage detection level Vdet1_2 (2)                                  | At the falling of Vcc                               | 2.30     | 2.50 | 2.70 | V    |
|         | Voltage detection level Vdet1_3 (2)                                  | At the falling of Vcc                               | 2.45     | 2.65 | 2.85 | V    |
|         | Voltage detection level Vdet1_4 (2)                                  | At the falling of Vcc                               | 2.60     | 2.80 | 3.00 | V    |
|         | Voltage detection level Vdet1_5 (2)                                  | At the falling of Vcc                               | 2.75     | 2.95 | 3.15 | V    |
|         | Voltage detection level Vdet1_6 (2)                                  | At the falling of Vcc                               | 2.85     | 3.10 | 3.40 | V    |
|         | Voltage detection level Vdet1_7 (2)                                  | At the falling of Vcc                               | 3.00     | 3.25 | 3.55 | V    |
|         | Voltage detection level Vdet1_8 (2)                                  | At the falling of Vcc                               | 3.15     | 3.40 | 3.70 | V    |
|         | Voltage detection level Vdet1_9 (2)                                  | At the falling of Vcc                               | 3.30     | 3.55 | 3.85 | V    |
|         | Voltage detection level Vdet1_A (2)                                  | At the falling of Vcc                               | 3.45     | 3.70 | 4.00 | V    |
|         | Voltage detection level Vdet1_B (2)                                  | At the falling of Vcc                               | 3.60     | 3.85 | 4.15 | V    |
|         | Voltage detection level Vdet1_C (2)                                  | At the falling of Vcc                               | 3.75     | 4.00 | 4.30 | V    |
|         | Voltage detection level Vdet1_D (2)                                  | At the falling of Vcc                               | 3.90     | 4.15 | 4.45 | V    |
|         | Voltage detection level Vdet1_E (2)                                  | At the falling of Vcc                               | 4.05     | 4.30 | 4.60 | V    |
|         | Voltage detection level Vdet1_F (2)                                  | At the falling of Vcc                               | 4.20     | 4.45 | 4.75 | V    |
| —       | Hysteresis width at the rising of Vcc in voltage detection 1 circuit | Vdet1_0 to Vdet1_5 selected                         | —        | 0.07 | —    | V    |
|         |                                                                      | Vdet1_6 to Vdet1_F selected                         | —        | 0.10 | —    | V    |
| —       | Voltage detection 1 circuit response time (3)                        | At the falling of Vcc from 5 V to (Vdet1_0 – 0.1) V | —        | 60   | 150  | μs   |
| —       | Voltage detection circuit self power consumption                     | VCA26 = 1, Vcc = 5.0 V                              | —        | 1.7  | —    | μA   |
| td(E-A) | Waiting time until voltage detection circuit operation starts (4)    |                                                     | —        | —    | 100  | μs   |

Notes:

1. The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = –20 to 85°C (N version) / –40 to 85°C (D version).
2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

**Table 5.15 Timing Requirements of Synchronous Serial Communication Unit (SSU) (1)**

| Symbol | Parameter                       |        | Conditions          | Standard   |      |               | Unit     |
|--------|---------------------------------|--------|---------------------|------------|------|---------------|----------|
|        |                                 |        |                     | Min.       | Typ. | Max.          |          |
| tsucyc | SSCK clock cycle time           |        |                     | 4          | –    | –             | tcyc (2) |
| tHI    | SSCK clock "H" width            |        |                     | 0.4        | –    | 0.6           | tsucyc   |
| tLO    | SSCK clock "L" width            |        |                     | 0.4        | –    | 0.6           | tsucyc   |
| tRISE  | SSCK clock rising time          | Master |                     | –          | –    | 1             | tcyc (2) |
|        |                                 | Slave  |                     | –          | –    | 1             | μs       |
| tFALL  | SSCK clock falling time         | Master |                     | –          | –    | 1             | tcyc (2) |
|        |                                 | Slave  |                     | –          | –    | 1             | μs       |
| tsu    | SSO, SSI data input setup time  |        |                     | 100        | –    | –             | ns       |
| tH     | SSO, SSI data input hold time   |        |                     | 1          | –    | –             | tcyc (2) |
| tLEAD  | SCS setup time                  | Slave  |                     | 1tcyc + 50 | –    | –             | ns       |
| tLAG   | SCS hold time                   | Slave  |                     | 1tcyc + 50 | –    | –             | ns       |
| tOD    | SSO, SSI data output delay time |        |                     | –          | –    | 1             | tcyc (2) |
| tsa    | SSI slave access time           |        | 2.7 V ≤ Vcc ≤ 5.5 V | –          | –    | 1.5tcyc + 100 | ns       |
|        |                                 |        | 1.8 V ≤ Vcc < 2.7 V | –          | –    | 1.5tcyc + 200 | ns       |
| tor    | SSI slave out open time         |        | 2.7 V ≤ Vcc ≤ 5.5 V | –          | –    | 1.5tcyc + 100 | ns       |
|        |                                 |        | 1.8 V ≤ Vcc < 2.7 V | –          | –    | 1.5tcyc + 200 | ns       |

Notes:


1. Vcc = 1.8 to 5.5 V, Vss = 0 V and Topr = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.
2. 1tcyc = 1/f1(s)

**Table 5.16 Timing Requirements of I<sup>2</sup>C bus Interface (1)**

| Symbol            | Parameter                                   | Condition | Standard                      |      |                        | Unit |
|-------------------|---------------------------------------------|-----------|-------------------------------|------|------------------------|------|
|                   |                                             |           | Min.                          | Typ. | Max.                   |      |
| t <sub>SCL</sub>  | SCL input cycle time                        |           | 12t <sub>cy</sub> c + 600 (2) | –    | –                      | ns   |
| t <sub>SCLH</sub> | SCL input “H” width                         |           | 3t <sub>cy</sub> c + 300 (2)  | –    | –                      | ns   |
| t <sub>SCLL</sub> | SCL input “L” width                         |           | 5t <sub>cy</sub> c + 500 (2)  | –    | –                      | ns   |
| t <sub>sf</sub>   | SCL, SDA input fall time                    |           | –                             | –    | 300                    | ns   |
| t <sub>SP</sub>   | SCL, SDA input spike pulse rejection time   |           | –                             | –    | 1t <sub>cy</sub> c (2) | ns   |
| t <sub>BUF</sub>  | SDA input bus-free time                     |           | 5t <sub>cy</sub> c (2)        | –    | –                      | ns   |
| t <sub>STAH</sub> | Start condition input hold time             |           | 3t <sub>cy</sub> c (2)        | –    | –                      | ns   |
| t <sub>STAS</sub> | Retransmit start condition input setup time |           | 3t <sub>cy</sub> c (2)        | –    | –                      | ns   |
| t <sub>STOP</sub> | Stop condition input setup time             |           | 3t <sub>cy</sub> c (2)        | –    | –                      | ns   |
| t <sub>SDAS</sub> | Data input setup time                       |           | 1t <sub>cy</sub> c + 40 (2)   | –    | –                      | ns   |
| t <sub>SDAH</sub> | Data input hold time                        |           | 10                            | –    | –                      | ns   |

Notes:

1. V<sub>CC</sub> = 1.8 to 5.5 V, V<sub>SS</sub> = 0 V and T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.
2. 1t<sub>cy</sub>c = 1/f<sub>1</sub>(s)

**Figure 5.7 I/O Timing of I<sup>2</sup>C bus Interface**

**Table 5.18 Electrical Characteristics (2) [ $3.3\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ ]**  
**( $T_{opr} = -20\text{ to }85^\circ\text{C}$  (N version) /  $-40\text{ to }85^\circ\text{C}$  (D version), unless otherwise specified.)**

| Symbol | Parameter                                                                                                           | Condition                                |                                                                                                                                                                                                                                      | Standard |                   |      | Unit |
|--------|---------------------------------------------------------------------------------------------------------------------|------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|-------------------|------|------|
|        |                                                                                                                     |                                          |                                                                                                                                                                                                                                      | Min.     | Typ.              | Max. |      |
| Icc    | Power supply current<br>(Vcc = 3.3 to 5.5 V)<br>Single-chip mode,<br>output pins are<br>open, other pins<br>are Vss | High-speed<br>clock mode                 | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division                                                                                                          | –        | 6.5               | 15   | mA   |
|        |                                                                                                                     |                                          | XIN = 16 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division                                                                                                          | –        | 5.3               | 12.5 | mA   |
|        |                                                                                                                     |                                          | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division                                                                                                          | –        | 3.6               | –    | mA   |
|        |                                                                                                                     |                                          | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8                                                                                                          | –        | 3.0               | –    | mA   |
|        |                                                                                                                     |                                          | XIN = 16 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8                                                                                                          | –        | 2.2               | –    | mA   |
|        |                                                                                                                     |                                          | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8                                                                                                          | –        | 1.5               | –    | mA   |
|        |                                                                                                                     | High-speed<br>on-chip<br>oscillator mode | XIN clock off<br>High-speed on-chip oscillator on fOCO-F = 20 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>No division                                                                                                        | –        | 7.0               | 15   | mA   |
|        |                                                                                                                     |                                          | XIN clock off<br>High-speed on-chip oscillator on fOCO-F = 20 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8                                                                                                        | –        | 3.0               | –    | mA   |
|        |                                                                                                                     |                                          | XIN clock off<br>High-speed on-chip oscillator on fOCO-F = 4 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-16, MSTIIC = MSTTRD = MSTTRC = 1                                                                          | –        | 1                 | –    | mA   |
|        |                                                                                                                     | Low-speed<br>on-chip<br>oscillator mode  | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8, FMR27 = 1, VCA20 = 0                                                                                                 | –        | 90                | 400  | μA   |
|        |                                                                                                                     | Low-speed<br>clock mode                  | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>XCIN clock oscillator on = 32 kHz<br>No division, FMR27 = 1, VCA20 = 0                                                                     | –        | 85                | 400  | μA   |
|        |                                                                                                                     |                                          | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>XCIN clock oscillator on = 32 kHz<br>No division, Program operation on RAM<br>Flash memory off, FMSTP = 1, VCA20 = 0                       | –        | 47                | –    | μA   |
|        |                                                                                                                     | Wait mode                                | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock operation<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1                      | –        | 15                | 100  | μA   |
|        |                                                                                                                     |                                          | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1                            | –        | 4                 | 90   | μA   |
|        |                                                                                                                     |                                          | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>XCIN clock oscillator on = 32 kHz (peripheral clock off)<br>While a WAIT instruction is executed<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1 | –        | 3.5               | –    | μA   |
|        |                                                                                                                     | Stop mode                                | XIN clock off, Topr = 25°C<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1, Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0                                                                   | –        | 2.0               | 5.0  | μA   |
|        |                                                                                                                     |                                          | XIN clock off, Topr = 85°C<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1, Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0                                                                   | –        | 5.0 (1)<br>15 (2) | –    | μA   |


Notes:

- Value when the program ROM capacity of the product is 16 Kbytes to 32 Kbytes.
- Value when the program ROM capacity of the product is 48 Kbytes to 128 Kbytes.

**Table 5.21 Serial Interface**

| Symbol        | Parameter              | Standard |      | Unit |
|---------------|------------------------|----------|------|------|
|               |                        | Min.     | Max. |      |
| $t_{c(CK)}$   | CLKi input cycle time  | 200      | —    | ns   |
| $t_{w(CKH)}$  | CLKi input "H" width   | 100      | —    | ns   |
| $t_{w(CKL)}$  | CLKi input "L" width   | 100      | —    | ns   |
| $t_{d(C-Q)}$  | TXDi output delay time | —        | 50   | ns   |
| $t_{h(C-Q)}$  | TXDi hold time         | 0        | —    | ns   |
| $t_{su(D-C)}$ | RXDi input setup time  | 50       | —    | ns   |
| $t_{h(C-D)}$  | RXDi input hold time   | 90       | —    | ns   |


i = 0 to 2

**Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V****Table 5.22 External Interrupt  $\overline{INTi}$  (i = 0 to 4) Input, Key Input Interrupt  $\overline{Kli}$  (i = 0 to 3)**

| Symbol       | Parameter                                                           | Standard |      | Unit |
|--------------|---------------------------------------------------------------------|----------|------|------|
|              |                                                                     | Min.     | Max. |      |
| $t_{w(INH)}$ | $\overline{INTi}$ input "H" width, $\overline{Kli}$ input "H" width | 250 (1)  | —    | ns   |
| $t_{w(INL)}$ | $\overline{INTi}$ input "L" width, $\overline{Kli}$ input "L" width | 250 (2)  | —    | ns   |

Notes:

1. When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use an  $\overline{INTi}$  input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use an  $\overline{INTi}$  input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

**Figure 5.11 Input Timing Diagram for External Interrupt  $\overline{INTi}$  and Key Input Interrupt  $\overline{Kli}$  when Vcc = 5 V**

**Table 5.23 Electrical Characteristics (3) [2.7 V ≤ V<sub>CC</sub> < 4.2 V]**

| Symbol                           | Parameter           |                                                                                                                                                                                                                                                                                                               | Condition                                     |                           | Standard              |      |                 | Unit |
|----------------------------------|---------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------|---------------------------|-----------------------|------|-----------------|------|
|                                  |                     |                                                                                                                                                                                                                                                                                                               |                                               |                           | Min.                  | Typ. | Max.            |      |
| V <sub>OH</sub>                  | Output "H" voltage  | Other than XOUT                                                                                                                                                                                                                                                                                               | Drive capacity High                           | I <sub>OH</sub> = −5 mA   | V <sub>CC</sub> − 0.5 | –    | V <sub>CC</sub> | V    |
|                                  |                     |                                                                                                                                                                                                                                                                                                               | Drive capacity Low                            | I <sub>OH</sub> = −1 mA   | V <sub>CC</sub> − 0.5 | –    | V <sub>CC</sub> | V    |
|                                  |                     | XOUT                                                                                                                                                                                                                                                                                                          |                                               | I <sub>OH</sub> = −200 μA | 1.0                   | –    | V <sub>CC</sub> | V    |
| V <sub>OL</sub>                  | Output "L" voltage  | Other than XOUT                                                                                                                                                                                                                                                                                               | Drive capacity High                           | I <sub>OL</sub> = 5 mA    | –                     | –    | 0.5             | V    |
|                                  |                     |                                                                                                                                                                                                                                                                                                               | Drive capacity Low                            | I <sub>OL</sub> = 1 mA    | –                     | –    | 0.5             | V    |
|                                  |                     | XOUT                                                                                                                                                                                                                                                                                                          |                                               | I <sub>OL</sub> = 200 μA  | –                     | –    | 0.5             | V    |
| V <sub>T+</sub> –V <sub>T–</sub> | Hysteresis          | INT0, INT1, INT2,<br>INT3, INT4,<br>KI0, KI1, KI2, KI3,<br>TRAIO, TRBO,<br>TRCIOA, TRCIOB,<br>TRCIOC, TRCIOD,<br>TRDIOA0,<br>TRDIOB0,<br>TRDIOC0,<br>TRDIOD0,<br>TRDIOA1,<br>TRDIOB1,<br>TRDIOC1,<br>TRDIOD1,<br>TRCTRG, TRCCLK,<br>ADTRG,<br>RXD0, RXD1,<br>RXD2, CLK0,<br>CLK1, CLK2, SSI,<br>SCL, SDA, SSO | V <sub>CC</sub> = 3.0 V                       |                           | 0.1                   | 0.4  | –               | V    |
|                                  |                     | RESET                                                                                                                                                                                                                                                                                                         | V <sub>CC</sub> = 3.0 V                       |                           | 0.1                   | 0.5  | –               | V    |
| I <sub>IH</sub>                  | Input "H" current   |                                                                                                                                                                                                                                                                                                               | V <sub>I</sub> = 3 V, V <sub>CC</sub> = 3.0 V |                           | –                     | –    | 4.0             | μA   |
| I <sub>IL</sub>                  | Input "L" current   |                                                                                                                                                                                                                                                                                                               | V <sub>I</sub> = 0 V, V <sub>CC</sub> = 3.0 V |                           | –                     | –    | –4.0            | μA   |
| R <sub>PULLUP</sub>              | Pull-up resistance  |                                                                                                                                                                                                                                                                                                               | V <sub>I</sub> = 0 V, V <sub>CC</sub> = 3.0 V |                           | 42                    | 84   | 168             | kΩ   |
| R <sub>IXIN</sub>                | Feedback resistance | XIN                                                                                                                                                                                                                                                                                                           |                                               |                           | –                     | 0.3  | –               | MΩ   |
| R <sub>IXCIN</sub>               | Feedback resistance | XCIN                                                                                                                                                                                                                                                                                                          |                                               |                           | –                     | 8    | –               | MΩ   |
| V <sub>RAM</sub>                 | RAM hold voltage    |                                                                                                                                                                                                                                                                                                               | During stop mode                              |                           | 1.8                   | –    | –               | V    |

Note:

- 2.7 V ≤ V<sub>CC</sub> < 4.2 V and T<sub>opr</sub> = −20 to 85°C (N version) / −40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.

**Table 5.29 Electrical Characteristics (5) [ $1.8\text{ V} \leq V_{CC} < 2.7\text{ V}$ ]**

| Symbol                           | Parameter           |                                                                                                                                                                                                                                                                                                | Condition                                       |                                | Standard              |      |                 | Unit       |
|----------------------------------|---------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------|--------------------------------|-----------------------|------|-----------------|------------|
|                                  |                     |                                                                                                                                                                                                                                                                                                |                                                 |                                | Min.                  | Typ. | Max.            |            |
| V <sub>OH</sub>                  | Output "H" voltage  | Other than XOUT                                                                                                                                                                                                                                                                                | Drive capacity High                             | I <sub>OH</sub> = -2 mA        | V <sub>CC</sub> - 0.5 | —    | V <sub>CC</sub> | V          |
|                                  |                     |                                                                                                                                                                                                                                                                                                | Drive capacity Low                              | I <sub>OH</sub> = -1 mA        | V <sub>CC</sub> - 0.5 | —    | V <sub>CC</sub> | V          |
|                                  |                     | XOUT                                                                                                                                                                                                                                                                                           |                                                 | I <sub>OH</sub> = -200 $\mu$ A | 1.0                   | —    | V <sub>CC</sub> | V          |
| V <sub>OL</sub>                  | Output "L" voltage  | Other than XOUT                                                                                                                                                                                                                                                                                | Drive capacity High                             | I <sub>OL</sub> = 2 mA         | —                     | —    | 0.5             | V          |
|                                  |                     |                                                                                                                                                                                                                                                                                                | Drive capacity Low                              | I <sub>OL</sub> = 1 mA         | —                     | —    | 0.5             | V          |
|                                  |                     | XOUT                                                                                                                                                                                                                                                                                           |                                                 | I <sub>OL</sub> = 200 $\mu$ A  | —                     | —    | 0.5             | V          |
| V <sub>T+</sub> -V <sub>T-</sub> | Hysteresis          | INT0, INT1, INT2,<br>INT3, INT4,<br>KI0, KI1, KI2, KI3,<br>TRAIO, TRBO,<br>TRCIOA, TRCIOB,<br>TRCIOC, TRCIOD,<br>TRDIOA0, TRDIOB0,<br>TRDIOC0, TRDIOD0,<br>TRDIOA1, TRDIOB1,<br>TRDIOC1, TRDIOD1,<br>TRCTRG, TRCCLK,<br>ADTRG,<br>RXD0, RXD1, RXD2,<br>CLK0, CLK1, CLK2,<br>SSI, SCL, SDA, SSO |                                                 |                                | 0.05                  | 0.2  | —               | V          |
|                                  |                     | RESET                                                                                                                                                                                                                                                                                          |                                                 |                                | 0.05                  | 0.20 | —               | V          |
| I <sub>IH</sub>                  | Input "H" current   |                                                                                                                                                                                                                                                                                                | V <sub>I</sub> = 2.2 V, V <sub>CC</sub> = 2.2 V |                                | —                     | —    | 4.0             | $\mu$ A    |
| I <sub>IL</sub>                  | Input "L" current   |                                                                                                                                                                                                                                                                                                | V <sub>I</sub> = 0 V, V <sub>CC</sub> = 2.2 V   |                                | —                     | —    | -4.0            | $\mu$ A    |
| R <sub>PULLUP</sub>              | Pull-up resistance  |                                                                                                                                                                                                                                                                                                | V <sub>I</sub> = 0 V, V <sub>CC</sub> = 2.2 V   |                                | 70                    | 140  | 300             | k $\Omega$ |
| R <sub>FXIN</sub>                | Feedback resistance | XIN                                                                                                                                                                                                                                                                                            |                                                 |                                | —                     | 0.3  | —               | M $\Omega$ |
| R <sub>FXCIN</sub>               | Feedback resistance | XCIN                                                                                                                                                                                                                                                                                           |                                                 |                                | —                     | 8    | —               | M $\Omega$ |
| V <sub>RAM</sub>                 | RAM hold voltage    |                                                                                                                                                                                                                                                                                                | During stop mode                                |                                | 1.8                   | —    | —               | V          |


Note:

1.  $1.8\text{ V} \leq V_{CC} < 2.7\text{ V}$  and T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.

**Table 5.33 Serial Interface**

| Symbol        | Parameter              | Standard |      | Unit |
|---------------|------------------------|----------|------|------|
|               |                        | Min.     | Max. |      |
| $t_{c(CK)}$   | CLKi input cycle time  | 800      | —    | ns   |
| $t_{w(CKH)}$  | CLKi input "H" width   | 400      | —    | ns   |
| $t_{w(CKL)}$  | CLKi input "L" width   | 400      | —    | ns   |
| $t_{d(C-Q)}$  | TXDi output delay time | —        | 200  | ns   |
| $t_{h(C-Q)}$  | TXDi hold time         | 0        | —    | ns   |
| $t_{su(D-C)}$ | RXDi input setup time  | 150      | —    | ns   |
| $t_{h(C-D)}$  | RXDi input hold time   | 90       | —    | ns   |


i = 0 to 2

**Figure 5.18 Serial Interface Timing Diagram when Vcc = 2.2 V****Table 5.34 External Interrupt  $\overline{INTi}$  (i = 0 to 4) Input, Key Input Interrupt  $\overline{Kli}$  (i = 0 to 3)**

| Symbol       | Parameter                                                           | Standard |      | Unit |
|--------------|---------------------------------------------------------------------|----------|------|------|
|              |                                                                     | Min.     | Max. |      |
| $t_{w(INH)}$ | $\overline{INTi}$ input "H" width, $\overline{Kli}$ input "H" width | 1000 (1) | —    | ns   |
| $t_{w(INL)}$ | $\overline{INTi}$ input "L" width, $\overline{Kli}$ input "L" width | 1000 (2) | —    | ns   |


Notes:

1. When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use an  $\overline{INTi}$  input HIGH width of either (1/digital filter clock frequency  $\times$  3) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use an  $\overline{INTi}$  input LOW width of either (1/digital filter clock frequency  $\times$  3) or the minimum value of standard, whichever is greater.

**Figure 5.19 Input Timing Diagram for External Interrupt  $\overline{INTi}$  and Key Input Interrupt  $\overline{Kli}$  when Vcc = 2.2 V**

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Electronics website.



## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
  2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
  3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
  4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
  5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
  6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
  7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.  
  
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.  
  
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.  
  
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
  8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
  9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
  10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
  11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
  12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



### SALES OFFICES

### Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

**Renesas Electronics America Inc.**  
2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.  
Tel: +1-408-588-6000, Fax: +1-408-588-6130

**Renesas Electronics Canada Limited**  
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada  
Tel: +1-905-898-5441, Fax: +1-905-898-3220

**Renesas Electronics Europe Limited**  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K  
Tel: +44-1628-585-100, Fax: +44-1628-585-900

**Renesas Electronics Europe GmbH**  
Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-65030, Fax: +49-211-6503-1327

**Renesas Electronics (China) Co., Ltd.**  
7th Floor, Quantum Plaza, No.27 Zhichunlu Haidian District, Beijing 100083, P.R.China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

**Renesas Electronics (Shanghai) Co., Ltd.**  
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China  
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

**Renesas Electronics Hong Kong Limited**  
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2886-9318, Fax: +852 2886-9022/9044

**Renesas Electronics Taiwan Co., Ltd.**  
7F, No. 363 Fu Shing North Road Taipei, Taiwan  
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

**Renesas Electronics Singapore Pte. Ltd.**  
1 HarbourFront Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: +65-6213-0200, Fax: +65-6278-8001

**Renesas Electronics Malaysia Sdn Bhd.**  
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

**Renesas Electronics Korea Co., Ltd.**  
11F., Samik Laviel' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5141