

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	47
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	52-LQFP
Supplier Device Package	52-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21356cnfp-50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Current of Aug 2010

1.2 **Product List**

Table 1.3 lists Product List for R8C/35C Group, and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/35C Group.

Part No.	ROM C	Capacity	RAM	Package Type	Remarks	
T dit NO.	Program ROM	Data flash	Capacity	T ackage Type	Remarks	
R5F21354CNFP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0052JA-A	N version	
R5F21355CNFP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0052JA-A		
R5F21356CNFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0052JA-A		
R5F21357CNFP	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0052JA-A		
R5F21358CNFP	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0052JA-A		
R5F2135ACNFP	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0052JA-A		
R5F2135CCNFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0052JA-A		
R5F21354CDFP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0052JA-A	D version	
R5F21355CDFP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0052JA-A		
R5F21356CDFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0052JA-A		
R5F21357CDFP	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0052JA-A		
R5F21358CDFP	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0052JA-A		
R5F2135ACDFP	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0052JA-A		
R5F2135CCDFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0052JA-A		






Figure 1.1 Part Number, Memory Size, and Package of R8C/35C Group



				I/O Pir	n Functions for I	Peripher	al Modu	iles
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	l ² C bus	A/D Converter, D/A Converter, Comparator B
1		P5_6		(TRAO)				
2		P3_2	(INT1/INT2)	(TRAIO)				
3		P3_0		(TRAO)				
4		P4_2						VREF
5	MODE							
6	(XCIN)	P4_3						
7	(XCOUT)	P4_4						
8	RESET							
9	XOUT	P4_7						
10	VSS/AVSS							
11	XIN	P4_6						
12	VCC/AVCC	.						
13		P3_7		TRAO	(RXD2/SCL2/ TXD2/SDA2)	SSO	SDA	
14		P3_5		(TRCIOD)	(CLK2)	SSCK	SCL	
15		P3_4		(TRCIOC)	(RXD2/SCL2/ TXD2/SDA2)	SSI		IVREF3
16		P3_3	INT3	(TRCCLK)	(CTS2/RTS2)	SCS		IVCMP3
17		P2_7		(TRDIOD1)				
18		P2_6		(TRDIOC1)				
19		P2_5		(TRDIOB1)				
20		P2_4		(TRDIOA1)				
21		P2_3		(TRDIOD0)				
22		P2_2		(TRCIOD/ TRDIOB0)				
23		P2_1		(TRCIOC/ TRDIOC0)				
24		P2_0	(ĪNT1)	(TRCIOB/ TRDIOA0/ TRDCLK)				
25		P3_6	(INT1)					
26		P3_1		(TRBO)				
27		P6_7	(INT3)	(TRCIOD)				
28		P6_6		(TRCIOC)	(TXD2/SDA2)			
29		P6_5	INT4	(TRCIOB)	(CLK1/CLK2)			
30		P4_5			(RXD2/SCL2)			ADTRG
31		P1_7	INT1	(TRAIO)				IVCMP1
32		P1_6			(CLK0)			IVREF1
33		P1_5	(INT1)	(TRAIO)	(RXD0)			
34		P1_4		(TRCCLK)	(TXD0)			
35		P1_3	KI3	TRBO (/TRCIOC)				AN11

Note:

1. Can be assigned to the pin in parentheses by a program.



				I/O Pir	Functions for	Peripher	al Modu	les
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	l ² C bus	A/D Converter, D/A Converter, Comparator B
36		P1_2	KI2	(TRCIOB)				AN10
37		P1_1	KI1	(TRCIOA/ TRCTRG)				AN9
38		P1_0	KI0	(TRCIOD)				AN8
39		P0_7		(TRCIOC)				AN0/DA1
40		P0_6		(TRCIOD)				AN1/DA0
41		P0_5		(TRCIOB)				AN2
42		P0_4		TREO (/TRCIOB)				AN3
43		P0_3		(TRCIOB)	(CLK1)			AN4
44		P0_2		(TRCIOA/ TRCTRG)	(RXD1)			AN5
45		P0_1		(TRCIOA/ TRCTRG)	(TXD1)			AN6
46		P0_0		(TRCIOA/ TRCTRG)				AN7
47		P6_4			(RXD1)			
48		P6_3			(TXD1)			
49		P6_2			(CLK1)			
50		P6_1						
51		P6_0		(TREO)				
52		P5_7						

Table 1.5 Pin Name Information by Pin Number (2)

Note:

1. Can be assigned to the pin in parentheses by a program.



1.5 Pin Functions

Tables 1.6 and 1.7 list Pin Functions.

Table 1.6Pin Functions (1)

	· · ·		
Item	Pin Name	I/О Туре	-
Power supply input	VCC, VSS	-	Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin
Analog power supply input	AVCC, AVSS	-	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O Connect a ceramic resonator or a crystal oscillator betweer
XIN clock output	XOUT	I/O	the XIN and XOUT pins ⁽¹⁾ . To use an external clock, input in to the XOUT pin and leave the XIN pin open.
XCIN clock input	XCIN	I These pins are provided for XCIN clock generation circu Connect a crystal oscillator between the XCIN and XCIN pins ⁽¹⁾ To use an external clock input it to the XCIN p	
XCIN clock output	XCOUT	0	pins ⁽¹⁾ . To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INT0 to INT4	I	INT interrupt input pins. INT0 is timer RB, RC and RD input pin.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins
	TRDCLK	I	External clock input pin
Timer RE	TREO	0	Divided clock output pin
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD1, RXD2	I	Serial data input pins
	TXD0, TXD1, TXD2	0	Serial data output pins
	CTS2	I	Transmission control input pin
	RTS2	0	Reception control output pin
	SCL2	I/O	I ² C mode clock I/O pin
	SDA2	I/O	I ² C mode data I/O pin
I ² C bus	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
		I/O	Data I/O pin
SSU	SSI	1/0	
SSU	SSI SCS	1/O	
SSU	SSI SCS SSCK		Chip-select signal I/O pin Clock I/O pin

I: Input O: Output I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.



2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh	5		
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
0042h			
0043h			
0044h			
0045h			
0046h	INT4 Interrupt Control Register	INT4IC	XX00X000b
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h	Timer RD0 Interrupt Control Register	TRD0IC	XXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXX000b
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU Interrupt Control Register / IIC bus Interrupt Control Register (2)	SSUIC / IICIC	XXXXX000b
0050h			
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch		11 7 010	
005Dh	INTO Interrupt Control Register	INTOIC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh			
0060h			
0061h			
0062h			
0063h 0064h			
0064h			
0065h			
00667h			
0068h			
0069h			
006Ah 006Bh			
006Bh 006Ch			
006Ch 006Dh			
006Eh 006Fh			
006Fh 0070h			
0070h 0071h			
0071h 0072h	Voltage Monitor 1 Interrupt Control Register	VCMP1IC	XXXXX000b
0072h 0073h	Voltage Monitor 1 Interrupt Control Register	VCMP1IC VCMP2IC	XXXXX000b
0073h 0074h		V GIVIFZIG	~~~~~
0074h 0075h			
0075h			
0078h			
0077h 0078h			
0078h			
0079h			
007An 007Bh			
007Bn			
007Ch			
007Fh			
007Eh 007Fh			

SFR Information (2)⁽¹⁾ Table 4.2

Notes: 1. 2.

The blank areas are reserved and cannot be accessed by users. Selectable by the IICSEL bit in the SSUIICSR register.

Address	Register	Symbol	After Reset
00C0h	A/D Register 0	AD0	XXh
	A/D Register 0	ADU	
00C1h		45.4	000000XXb
00C2h	A/D Register 1	AD1	XXh
00C3h			000000XXb
00C4h	A/D Register 2	AD2	XXh
00C5h			000000XXb
00C6h	A/D Register 3	AD3	XXh
00C7h	, č		000000XXb
00C8h	A/D Register 4	AD4	XXh
00C9h		, (B)	000000XXb
00CAh	A/D Register 5	AD5	XXh
00CAn 00CBh	A/D Register 5	AD5	000000XXb
		100	
00CCh	A/D Register 6	AD6	XXh
00CDh			000000XXb
00CEh	A/D Register 7	AD7	XXh
00CFh			000000XXb
00D0h			
00D1h			
00D2h			
00D3h			
00D4h	A/D Mode Register	ADMOD	00h
00D4n	A/D Input Select Register	ADINOD	1100000b
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h	D/A0 Register	DA0	00h
00D9h	D/A1 Register	DA1	00h
00DAh			
00DBh			
00DCh	D/A Control Register	DACON	00h
00DDh		Briddit	0011
00DEh			
00DFh			20.4
00E0h	Port P0 Register	P0	XXh
00E1h	Port P1 Register	P1	XXh
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h	Port P5 Register	P5	XXh
00EAh	Port P4 Direction Register	PD4	00h
00EBh	Port P5 Direction Register	PD5	00h
00ECh	Port P6 Register	P6	XXh
00EDh			
00EEh	Port P6 Direction Register	PD6	00h
00EFh			1
00F0h			
00F1h			
00F1h			
00F3h			
00F4h			
00F5h			
00F6h			
00F7h			
00F8h			
00F9h			
00FAh			
00FBh			
00FCh			
00FDh			
00FEh			
00FFh			
X. Undefined			·

Table 4.4SFR Information (4) (1)

X: Undefined

Note: 1. The blank areas are reserved and cannot be accessed by users.



Address	Register	Symbol	After Reset
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
			FFh
0103h	Timer RA Prescaler Register	TRAPRE	
0104h	Timer RA Register	TRA	FFh
0105h	LIN Control Register 2	LINCR2	00h
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
	Timer RB Primary Register		
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0116h 0117h			
		TREAFO	0.01
0118h	Timer RE Second Data Register / Counter Data Register	TRESEC	00h
0119h	Timer RE Minute Data Register / Compare Data Register	TREMIN	00h
011Ah	Timer RE Hour Data Register	TREHR	00h
011Bh	Timer RE Day of Week Data Register	TREWK	00h
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Count Source Select Register	TRECSR	00001000b
011Fh			
0120h	Timer RC Mode Register	TRCMR	01001000b
0120h	Timer RC Control Register 1	TRCCR1	0100100000 00h
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
0127h			00h
0128h	Timer RC General Register A	TRCGRA	FFh
0129h			FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012/11 012Bh		INCOME	FFh
	Timer DO Organista O	TROOPO	
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh			FFh
012Eh	Timer RC General Register D	TRCGRD	FFh
012Fh			FFh
0130h	Timer RC Control Register 2	TRCCR2	00011000b
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h	Timer RC Trigger Control Register	TRCADCR	00h
0134h			
0135h	Timer RD Control Expansion Register	TRDECR	00h
0136h	Timer RD Trigger Control Register	TRDADCR	00h
0137h	Timer RD Start Register	TRDSTR	11111100b
0138h	Timer RD Mode Register	TRDMR	00001110b
0139h	Timer RD PWM Mode Register	TRDPMR	10001000b
013Ah	Timer RD Function Control Register	TRDFCR	1000000b
013Bh	Timer RD Output Master Enable Register 1	TRDOER1	FFh
013Ch	Timer RD Output Master Enable Register 2	TRDOER2	01111111b
			· · · · · · · · · · · · · · · · · · ·
		TRDOCR	00h
013Dh	Timer RD Output Control Register	TRDOCR	00h
		TRDOCR TRDDF0 TRDDF1	00h 00h 00h

SFR Information (5)⁽¹⁾ Table 4.5

Note: 1. The blank areas are reserved and cannot be accessed by users.

	()		
Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h	-		XXh
2C76h			XXh
2C77h			XXh
2C78h	DTC Control Data 7	DTCD7	XXh
		ысы	
2C79h			XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			XXh
20701			
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
	DTO O I ID I O	DTODO	
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h			XXh
2C82h	1		XXh
2C83h	4		XXh
	-		
2C84h			XXh
2C85h			XXh
2C86h			XXh
2C80h	4		XXh
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h			XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h			XXh
	-		
2C95h			XXh
2C96h			XXh
2C97h			XXh
2C98h	DTC Control Data 11	DTCD11	XXh
		DICDII	
2C99h			XXh
2C9Ah			XXh
2C9Bh	1		XXh
	4		
2C9Ch	-		XXh
2C9Dh			XXh
2C9Eh			XXh
2C9Fh	1		XXh
	DTO Constant Data 40	DTOD40	
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h			XXh
2CA2h	1		XXh
	4		
2CA3h	-		XXh
2CA4h			XXh
2CA5h]		XXh
2CA6h	1		XXh
	-		
2CA7h			XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h			XXh
	4		
2CAAh			XXh
2CABh			XXh
2CACh	1		XXh
2CADh	4		
	-		XXh
2CAEh			XXh
2CAFh			XXh

SFR Information (10)⁽¹⁾ Table 4.10

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.



Address Fregister Symbol Atter kees 20260 DTC Control Data 14 DTC DT4 XX 20261 XX XX XX 20268 XX XX XX 20268 DTC Control Data 15 DTCD15 XX 20268 XX XX XX 20268 DTC Control Data 15 XX XX 20268 ZCCAN XX XX 20268 ZCCAN XX XX 20268 DTC Control Data 15 XX XX 20268 DTC Control Data 16 XX XX 20200 TC Control Data 16 XX XX 20201 XX XX XX 20203 DTC Control Data 17 DTCD16 XX 20204 XX XX XX 20205 XX XX XX 20205 XX XX XX 20206 XX XX XX 20206 XX <th></th> <th></th> <th>0 1 1</th> <th></th>			0 1 1	
2CB1h Xh Xh 2CB2h Xh Xh 2CB4h Xh Xh 2CC4h Xh Xh 2CC5h Xh Xh 2CC6h Xh Xh	Address	Register	Symbol	After Reset
2C82h 2C83h 2C83h 2C85h 2		DTC Control Data 14	DTCD14	
2C83n Xh Xh 2C84n Xh Xh 2C62n Xh Xh	2CB1h			XXh
2C83n Xh Xh 2C84n Xh Xh 2C62n Xh Xh	2CB2h			XXh
2CB4h XXh 2CB5h XXh 2CB7h DTC Control Data 15 2CB8h XXh 2CB8h TC Control Data 16 2CC1h TC Control Data 16 2CC2h XXh 2CC3h XXh <td></td> <td></td> <td></td> <td></td>				
2C88h 2C89h 2C89h 2C89h 2C89h 2C89h 2C89h 2C89h 2C89h 2C89h 2C89h 2C89h 2C89h 2C89h 2C89h 2C89h 2C89h 2C8h 2C8h 2C8h 2C6h 2C6h 2C6h 2C6h 2C6h 2C6h 2C6h 2C6		-		
2C68h 2C68h 2C68h 2C68h 2C68h 2C68h 2C68h 2C68h 2C68h 2C68h 2C68h 2C68h 2C68h 2C68h 2C68h 2C68h 2C68h 2C68h 2C68h 2C66h 2C7 2C6h 2C7 2C6h 2C7 2C6h 2C7 2C6h 2C7 2C6h 2C7 2C6h 2C7 1 2		4		
2C87h TC Control Data 15 Xh 2C88h DTC Control Data 15 Xh 2C88h Xh Xh 2C88h Xh Xh 2C8bh Xh Xh 2C6bh DTC Control Data 16 DTCD16 Xh 2CC3h Xh Xh Xh 2CC3h ZCC3h Xh Xh 2CC3h Xh Xh Xh 2CC3h ZCC3h Xh Xh 2CC3h ZC3h Xh Xh 2C0h ZC5h<				
2268h 266Ah 266Bh 2	2CB6h			XXh
2268h DTC Control Data 15 Xh 2268h Xh Xh 2268h TC Control Data 16 Xh 2262h Xh Xh 260h	2CB7h			XXh
2C89h 2C89h 2C8Ph 2C8Ph 2C8Ph 2C6Ph 2	2CB8h	DTC Control Data 15	DTCD15	
2CBAh Xxh 2CBBh Xxh 2CBBh Xxh 2CBDh Xxh 2CBPh Xxh 2CBPh Xxh 2CCPh DTC Control Data 16 2CC2h Xxh 2CC2h Xxh 2CC2h Xxh 2CC2h Xxh 2CC2h Xxh 2CC2h Xxh 2CC3h Xxh 2CC4h Xxh 2CC5h Xxh 2CC6h Xxh 2C0h Xxh 2C0h Xxh 2C0h Xxh 2C0h Xxh				
2C8Bh Xh Xh 2C8Bh Xh Xh 2C8Bh Xh Xh 2C8Bh Xh Xh 2C8Bh DTC Control Data 16 Xh 2C00h DTC Control Data 16 Xh 2C00h ZCCAh Xh 2C00h ZCCAh Xh 2CCAh Xh Xh 2CCAh		-		
22626.h Xxh 2268b.h Xxh 2268b.h Xxh 2268b.h DTC Control Data 16 2262b.h Xxh 2262b.h DTC Control Data 17 2262b.h DTC Control Data 17 2262b.h DTC Control Data 17 2262b.h ZCCBh 22CCBh ZCCCh 22CBh ZCCCh 22CBh ZCCh 22CCBh ZCCh 22CCh Xxh 22CBh ZCCh 22CBh ZCCh 22CBh ZCCh 22CDh ZCCh 22CBh ZCCh 22CBh ZCCh 22CBh ZCCh 22CBh		-		
2CBBh Xxh 2CBFh Xxh 2CC0h DTC Control Data 16 Xxh 2CC0h ZCCah Xxh 2CC2h Xxh Xxh 2CC2h Xxh Xxh 2CC3h Xxh Xxh 2CC6h DTC Control Data 17 Xxh 2CC8h ZCCAh Xxh 2CC8h ZCCCh Xxh 2CC8h ZCCCh Xxh 2CC8h ZCCh Xxh 2CC8h ZCCh Xxh 2C0bh ZCCh Xxh 2C0bh ZCCh Xxh 2C0bh ZCCh Xxh 2C0bh ZCDA Xxh 2C0bh ZCCh Xxh 2C0bh ZCDA Xxh 2C0bh ZCCh Xxh				
2208Eh 2208Fh 2203h 2003h 2003h 2003h 2003h 2003h 2003h 2003h 2003h 2005h	2CBCh			XXh
226Brh DTC Control Data 16 Xxh 22C0h DTC Control Data 16 Xxh 22C2h Xxh Xxh 22C3h Xxh Xxh 2C2Ch Xxh Xxh 2C2Ch Xxh Xxh 2C2Ch Xxh Xxh 2C2Ch Xxh Xxh 2CCBh DTC Control Data 17 Xxh 2CCCh Xxh Xxh 2CCCh Xxh Xxh 2CCCh Xxh Xxh 2CCDh DTC Control Data 18 Xxh 2CDh Xxh	2CBDh			XXh
226Brh DTC Control Data 16 Xxh 22C0h DTC Control Data 16 Xxh 22C2h Xxh Xxh 22C3h Xxh Xxh 2C2Ch Xxh Xxh 2C2Ch Xxh Xxh 2C2Ch Xxh Xxh 2C2Ch Xxh Xxh 2CCBh DTC Control Data 17 Xxh 2CCCh Xxh Xxh 2CCCh Xxh Xxh 2CCCh Xxh Xxh 2CCDh DTC Control Data 18 Xxh 2CDh Xxh	2CBEh			XXh
20C0h DTC Control Data 16 Xxh 20C1h Xxh Xxh 20C3h Xxh Xxh 20C3h Xxh Xxh 20C3h Xxh Xxh 20C6h Xxh Xxh 20C6h Xxh Xxh 20C6h DTC Control Data 17 DTCD17 Xxh 20C6h Xxh Xxh Xxh 20C9h DTC Control Data 18 DTCD18 Xxh 20D2h Xxh Xxh Xxh 20D3h		-		
20C2h Xh 20C2h Xh 20C3h DTC Control Data 17 20C3h Xh 20C3h Xh 20C6h Xh 200bh DTC Control Data 17 200bh DTC Control Data 18 200bh DTC Control Data 18 200bh Xh 200bh Xh 200bh Xh 200bh DTC Control Data 18 200bh Xh 200bh DTC Control Data 18 200bh DTC Control Data 19 200bh Xh 200bh Xh		DTC Control Data 16	DTCD16	
2CC2h XXh 2CC3h XXh 2CC5h XXh 2CC6h XXh 2CC6h XXh 2CC8h DTC Control Data 17 2CC8h DTC Control Data 17 2CC8h ZCC8h 2CC8h DTC Control Data 17 2CC8h ZCC8h 2CC8h ZCC8h 2CC8h ZCC8h 2CC8h ZCC8h 2CC8h ZCC8h 2CC8h ZC8h 2CC8h ZC8h 2CC8h ZC8h 2C28h ZC8h 2C28h ZC8h 2C28h ZC8h 2C28h ZC8h 2C29h ZC9h 2C09h DTC Control Data 18 2C09h ZC8h 2C09h ZC8h 2C09h ZC8h 2C09h ZC8h 2C09h ZC8h 2C09h ZC8h 2C9h ZC8h 2C9h Xh		DIC Control Data 16	DICD16	
20C3h Xh 20C4h Xh 20C6h Xh 20C7h DTC Control Data 17 20C7h DTCD17 Xh Xh 20C6h Xh 20C7h DTCD17 Xh Xh 20C7h Xh 20C6h Xh 20C0h DTC Control Data 18 20Dh ZCDrh 20Dh ZCDrh 20Dh DTC Control Data 19 20Dh ZCDrh 20Dh ZCDrh 20Dh Xh 20Dh Xh 20Dh Xh 20Dh Xh <				
2CC4h Xh 2CC5h Xh 2CC6h Xh 2CC8h DTC Control Data 17 2CC8h DTC Control Data 17 2CC8h Xh 2CC8h Xh 2CC8h TC Control Data 17 2CC8h Xh 2C00h DTC Control Data 18 2C01h Xh 2C02h Xh 2C03h Xh 2C03h Xh 2C05h Xh	2CC2h			XXh
2CC4h Xh 2CC5h Xh 2CC6h Xh 2CC8h DTC Control Data 17 2CC8h DTC Control Data 17 2CC8h Xh 2CC8h Xh 2CC8h TC Control Data 17 2CC8h Xh 2C00h DTC Control Data 18 2C01h Xh 2C02h Xh 2C03h Xh 2C03h Xh 2C05h Xh	2CC3h]		XXh
2CC5h Xh 2CC5h Xh 2CC7h DTC Control Data 17 2CC8h DTC Control Data 17 2CC8h ZCC9h 2CC6h Xh 2C01h Xh 2C02h Xh 2C02h Xh 2C03h Xh 2C05h Xh 2C		1		
2CC6h Xxh 2CC7h Xxh 2CC8h DTC Control Data 17 Xxh 2CC8h ZCCAh Xxh 2CC8h ZCCAh Xxh 2CC8h ZCCAh Xxh 2CCCh Xxh Xxh 2CCDh DTC Control Data 18 DTCD18 Xxh 2CD3h Xxh Xxh Xxh 2CD3h Xxh Xxh Xxh 2CD5h DTC Control Data 19 Xxh Xxh 2CD5h DTC Control Data 19 Xxh Xxh 2CD5h DTC Control Data 20 Xxh Xxh 2CD5h ZCDFh Xxh Xxh 2CD5h ZCE3h Xxh Xxh ZCE3h Xxh		4		
2CC7h Xh 2CC8h DTC Control Data 17 Xh 2CC9h DTC Control Data 17 Xh 2CC8h XXh XXh 2CC6h XXh XXh 2C01h XXh XXh 2C03h ZCD1h XXh 2C03h ZCD3h XXh 2C03h ZCD6h XXh 2C03h DTC Control Data 19 XXh ZC04h ZC05h XXh ZC05h ZC06h XXh ZC05h ZC06h XXh ZC05h ZC06h XXh ZC05h XXh <td< td=""><td></td><td>4</td><td></td><td></td></td<>		4		
2CC8h DTC Control Data 17 Xxh 2CC8h Xxh Xxh 2CC8h DTC Control Data 18 Xxh 2C0bh DTC Control Data 18 Xxh 2CD2h Xxh Xxh 2CD3h Xxh Xxh 2CD5h Xxh Xxh 2CE1h DTC Control Data 20<		4		
2CC9h Xh 2CCBh Xh 2CCCh Xh 2CCEh Xh 2CCEh Xh 2CCEh Xh 2CCEh Xh 2CCEh Xh 2CCEh Xh 2CDh Xh 2CEh Xh 2CEh Xh 2				
2CCAh XXh 2CCBh XXh 2CCDh XXh 2CCFh XXh 2CD0h DTC Control Data 18 2CD1h XXh 2CD2h XXh 2CD2h XXh 2CD2h XXh 2CD2h XXh 2CD2h XXh 2CD5h XXh 2CD6h XXh 2CD6h XXh 2CD7h XXh 2CD6h XXh 2CD6h XXh 2CD7h XXh 2CD6h XXh 2CD7h XXh 2CD6h XXh 2CD6h XXh 2CD7h XXh 2CD7h XXh 2CE1h XXh 2CE2h XXh	2CC8h	DTC Control Data 17	DTCD17	XXh
2CCAh XXh 2CCBh XXh 2CCDh XXh 2CCFh XXh 2CD0h DTC Control Data 18 2CD1h XXh 2CD2h XXh 2CD2h XXh 2CD2h XXh 2CD2h XXh 2CD2h XXh 2CD5h XXh 2CD6h XXh 2CD6h XXh 2CD7h XXh 2CD6h XXh 2CD6h XXh 2CD7h XXh 2CD6h XXh 2CD7h XXh 2CD6h XXh 2CD6h XXh 2CD7h XXh 2CD7h XXh 2CE1h XXh 2CE2h XXh	2CC9h			XXh
2CCBh Xxh 2CCDh Xxh 2CCFh Xxh 2CCPh Xxh 2CDh Xxh 2CDbh Xxh 2CDbh Xxh 2CDBh DTC Control Data 19 2CDBh DTC Control Data 19 2CDBh Xxh 2CDBh Xxh 2CDBh Xxh 2CDFh Xxh 2CDFh Xxh 2CEth Xxh				
2CCCh Xh 2CCEh Xh 2CCFh Xh 2CCFh Xh 2CDh DTC Control Data 18 2CDh DTC Control Data 18 2CDh DTC Control Data 18 2CD2h XXh 2CD3h XXh 2CD5h XXh 2CD6h XXh 2CD7h XXh 2CD8h XXh 2CD8h XXh 2CD7h XXh 2CD8h XXh 2CE9h DTC Control Data 20 XXh XXh XXh		-		
2CCDh Xh 2CCFh Xh 2CCDh DTC Control Data 18 2CDh DTC Control Data 18 2CD3h XXh 2CD3h XXh 2CD6h XXh 2CD3h XXh 2CD6h XXh 2CD8h DTC Control Data 19 2CD8h DTC Control Data 19 2CD6h XXh 2CE1h XXh 2CE3h ZCE4h 2CE3h ZCE6h 2CE6h		4		
2CCEh XXh 2CCPh XXh 2CDh DTC Control Data 18 DTCD18 XXh 2CD2h XXh XXh XXh 2CD3h XXh XXh XXh 2CD3h XXh XXh XXh 2CD3h XXh XXh XXh 2CD5h XXh XXh XXh 2CD7h DTC Control Data 19 XXh XXh 2CD3h DTC Control Data 19 XXh XXh 2CDAh ZCDAh XXh XXh 2CEOH DTC Control Data 20 ZCDAH XXh 2CE3h ZCEAH				
2CCFh XXh 2CD0h DTC Control Data 18 XXh 2CD2h XXh XXh 2CD3h DTC Control Data 19 XXh 2CD3h DTC Control Data 19 XXh 2CD3h XXh XXh 2CD3h DTC Control Data 20 XXh<				
2CD0h 2CD1hDTC Control Data 18DTC D18XXh XXh2CD3h 2CD3h2CD3h 2CD5hXXhXXh XXh2CD3h 2CD5hDTC Control Data 19XXh XXhXXh XXh2CD8h 2CD9hDTC Control Data 19DTCD19XXh XXh2CD8h 2CD8hDTC Control Data 19DTCD19XXh XXh2CD8h 2CD6hDTC Control Data 20DTCD19XXh XXh2CD6h 2CDFhDTC Control Data 20DTCD20XXh XXh2CE3h 2CE3hDTC Control Data 20DTCD20XXh XXh2CE6h 2CE7hDTC Control Data 21DTCD21XXh XXh2CE8h 2CE8hDTC Control Data 21DTCD21XXh XXh	2CCEh			XXh
2CD0h 2CD1hDTC Control Data 18DTC D18XXh XXh2CD3h 2CD3h2CD3h 2CD5hXXhXXh XXh2CD3h 2CD5hDTC Control Data 19XXh XXhXXh XXh2CD8h 2CD9hDTC Control Data 19DTCD19XXh XXh2CD8h 2CD8hDTC Control Data 19DTCD19XXh XXh2CD8h 2CD6hDTC Control Data 20DTCD19XXh XXh2CD6h 2CDFhDTC Control Data 20DTCD20XXh XXh2CE3h 2CE3hDTC Control Data 20DTCD20XXh XXh2CE6h 2CE7hDTC Control Data 21DTCD21XXh XXh2CE8h 2CE8hDTC Control Data 21DTCD21XXh XXh				
2CD1h XXh 2CD2h XXh 2CD3h XXh 2CD5h XXh 2CD6h XXh 2CD7n XXh 2CD8h DTC Control Data 19 2CD8h DTC Control Data 19 2CD8h DTC Control Data 19 2CD8h XXh 2CD8h XXh 2CD8h XXh 2CD0h XXh 2CDCh XXh 2CDCh XXh 2CDCh XXh 2CDCh XXh 2CDCh XXh 2CDCh XXh 2CE0h DTC Control Data 20 2CE2h DTC Control Data 20 2CE2h XXh 2CE3h XXh		DTC Control Data 18	DTCD18	
2CD2h XXh 2CD3h XXh 2CD5h XXh 2CD6h XXh 2CD7h XXh 2CD8h DTC Control Data 19 2CD8h DTC Control Data 19 2CD8h XXh 2CD8h XXh 2CD8h DTC Control Data 19 2CD8h XXh 2CD8h XXh 2CDBh XXh 2CDCh XXh 2CDEh ZCDFh 2CDFh XXh 2CE2hh ZCE1h 2CE2h DTC Control Data 20 2CE2h DTC Control Data 20 2CE2h XXh 2CE2h XXh 2CE2h XXh 2CE2h XXh 2CE3h XXh 2CE3h XXh 2CE3h XXh 2CE3h XXh 2CE3h XXh 2CE3h DTC Control Data 21 2CE3h XXh 2CE3h XXh			BIGBIG	
2CD3h XXh 2CD5h XXh 2CD6h XXh 2CD7h XXh 2CD8h XXh 2CD9h XXh 2CD9h XXh 2CD9h XXh 2CD9h XXh 2CD9h XXh 2CD9h XXh 2CD0h XXh 2CDDh XXh 2CDDh XXh 2CDFh XXh 2CDFh XXh 2CE0h DTC Control Data 20 2CE2h XXh 2CE2h XXh 2CE2h XXh 2CE2h XXh 2CE3h XXh 2CE5h XXh 2CE6h XXh 2CE6h XXh 2CE6h XXh 2CE6h XXh 2CE6h XXh 2CE6h XXh 2CE8h XXh 2CE8h XXh 2CE8h XXh		-		
2CD4h 2CD5h 2CD6h XXh 2CD7h XXh 2CD8h DTC Control Data 19 2CD8h DTC Control Data 19 2CD8h DTC Control Data 19 2CD8h ZCDAh 2CD8h DTC Control Data 19 2CD8h XXh 2CD8h XXh 2CDCh XXh 2CDFh XXh 2CDFh XXh 2CDFh XXh 2CE0h DTC Control Data 20 2CE1h XXh 2CE2h DTC Control Data 20 2CE3h ZCE4h 2CE3h XXh				
2CD5h XXh 2CD7h XXh 2CD8h DTC Control Data 19 DTCD19 2CD8h DTCD19 XXh 2CD8h ZCD6h XXh 2CD8h DTC Control Data 19 DTCD19 XXh 2CD8h ZCD6h XXh XXh 2CD8h ZCD6h XXh XXh 2CD8h ZCD6h XXh XXh 2CD6h ZCD6h XXh XXh 2CD7h DTC Control Data 20 ZCE0h XXh 2CE2h DTC Control Data 20 DTCD20 XXh 2CE2h ZCE6h XXh XXh 2CE3h ZCE6h XXh XXh 2CE6h ZCE6h XXh XXh 2CE6h DTC Control Data 21 DTCD21 XXh 2CE8h DTC Control Data 21 XXh XXh 2CE8h DTC Control Data 21 XXh XXh				
2CD5h XXh 2CD7h XXh 2CD8h DTC Control Data 19 DTCD19 2CD8h DTCD19 XXh 2CD8h ZCD6h XXh 2CD8h DTC Control Data 19 DTCD19 XXh 2CD8h ZCD6h XXh XXh 2CD8h ZCD6h XXh XXh 2CD8h ZCD6h XXh XXh 2CD6h ZCD6h XXh XXh 2CD7h DTC Control Data 20 ZCE0h XXh 2CE2h DTC Control Data 20 DTCD20 XXh 2CE2h ZCE6h XXh XXh 2CE3h ZCE6h XXh XXh 2CE6h ZCE6h XXh XXh 2CE6h DTC Control Data 21 DTCD21 XXh 2CE8h DTC Control Data 21 XXh XXh 2CE8h DTC Control Data 21 XXh XXh	2CD4h			XXh
2CD6h XXh 2CD7h XXh 2CD8h DTC Control Data 19 XXh 2CD9h DTCD19 XXh 2CD8h XXh XXh 2CD6h XXh XXh 2CDFh XXh XXh 2CDFh DTC Control Data 20 DTCD20 XXh 2CE2h XXh XXh XXh 2CE2h ZCE3h XXh XXh 2CE3h ZCE6h XXh XXh 2CE3h ZCE6h XXh XXh 2CE6h ZCE6h XXh XXh 2CE6h ZCE6h XXh XXh 2CE8h DTC Control Data 21 DTCD21 XXh ZCE6h XXh XXh XXh 2CE8h DTC Control Data 21 <td></td> <td></td> <td></td> <td>XXh</td>				XXh
2CD7h XXh 2CD8h DTC Control Data 19 XXh 2CD9h DTCD19 XXh 2CD8h XXh XXh 2CD0h ZCD6h XXh 2CD8h DTC Control Data 20 XXh 2CE6h DTC Control Data 20 DTCD20 XXh 2CE2h ZCE3h XXh XXh 2CE5h ZCE6h XXh XXh 2CE5h ZCE6h XXh XXh 2CE5h ZCE6h XXh XXh 2CE6h DTC Control Data 21 DTCD21 XXh 2CE8h DTC Control Data 21 DTCD21 XXh 2CE8h ZCE8h XXh XXh 2CE8h ZCE8h XXh XXh				
2CD8h 2CD9h 2CDAhDTC Control Data 19XXh XXh XXh2CDAh 2CDBh 2CDChTC Control Data 19XXh XXh2CDCh 2CDFhTC Control Data 20TC Control Data 202CE1h 2CE3hDTC Control Data 20DTCD202CE3h 2CE3hTC Control Data 20TC DTCD202CE3h 2CE3hTC Control Data 21TC Control Data 212CE3h 2CE3hDTC Control Data 21DTCD212CE3h 2CE3hTC Control Data 21TC Control Data 212CE3h 2CE3hTC Control Data 21TC Control Data 21		-		
2CD9hXXh2CDBhXXh2CDChXXh2CDDhXXh2CDEhXXh2CDFhXXh2CDFhDTC Control Data 202CE1hDTC Control Data 202CE3hDTC Control Data 202CE3hXXh2CE3hXXh2CE3hXXh2CE6hXXh2CE3hDTC Control Data 212CE3hDTC Control Data 212CE3hDTC Control Data 212CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh			DTOD (A	
2CDAhXXh2CDBhZCDCh2CDDhXXh2CDFhXXh2CDFhDTC Control Data 202CE1hZCE1h2CE2hZCE2h2CE3hZCE3h2CE3hZCE3h2CE3hDTC Control Data 212CE3hDTC Control Data 212CE3hZCEAh2CE3hZCEAh2CE3hDTC Control Data 212CE3hZCEAh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh2CE3hXXh		DIC Control Data 19	DICD19	
2CDBh XXh 2CDCh XXh 2CDDh XXh 2CDEh XXh 2CDFh XXh 2CE0h DTC Control Data 20 2CE1h DTC Control Data 20 2CE2h XXh 2CE2h XXh 2CE3h XXh 2CE3h XXh 2CE5h XXh 2CE5h XXh 2CE3h XXh 2CE3h XXh 2CE3h XXh 2CE5h XXh 2CE6h XXh 2CE3h DTC Control Data 21 2CE3h DTC Control Data 21 2CE8h DTC Control Data 21 2CE8h XXh 2CE8h XXh				
2CDBh XXh 2CDCh XXh 2CDEh XXh 2CDFh XXh 2CDFh XXh 2CE0h DTC Control Data 20 2CE1h DTC Control Data 20 2CE3h ZCE3h 2CE3h XXh 2CE4h XXh 2CE6h XXh 2CE6h XXh 2CE3h XXh 2CE6h XXh 2CE7h XXh 2CE6h XXh 2CE8h DTC Control Data 21 2CE8h DTC Control Data 21 2CE8h XXh 2CE8h XXh	2CDAh]		XXh
2CDCh XXh 2CDEh XXh 2CDFh XXh 2CDFh DTC Control Data 20 2CE1h DTC Control Data 20 2CE2h DTC Control Data 20 2CE3h XXh 2CE6h XXh 2CE3h DTC Control Data 21 2CE3h DTC Control Data 21 XXh 2CE3h ZCE3h XXh 2CE3h DTC Control Data 21 XXh 2CE3h ZCEAh XXh 2CE3h XXh XXh		1		
2CDDh XXh 2CDFh XXh 2CDFh XXh 2CDFh DTC Control Data 20 2CE1h DTC Control Data 20 2CE2h XXh 2CE3h XXh 2CE6h XXh 2CE6h XXh 2CE6h XXh 2CE7h DTC Control Data 21 2CE8h DTC Control Data 21 XXh 2CE8h ZCEAh XXh 2CE8h ZCE8h XXh		1		
2CDEh XXh 2CDFh XXh 2CE0h DTC Control Data 20 2CE1h XXh 2CE3h XXh 2CE6h XXh 2CE6h XXh 2CE7h DTC Control Data 21 2CE8h DTC Control Data 21 2CE8h ZCE3h 2CE8h XXh 2CE8h XXh 2CE8h XXh		4		
2CDFh XXh 2CE0h DTC Control Data 20 XXh 2CE1h XXh XXh 2CE2h XXh XXh 2CE3h XXh XXh 2CE3h XXh XXh 2CE3h XXh XXh 2CE5h XXh XXh 2CE6h XXh XXh 2CE6h XXh XXh 2CE6h XXh XXh 2CE7h DTC Control Data 21 XXh 2CE8h DTC Control Data 21 XXh 2CE8h ZCEAh XXh 2CE8h XXh XXh 2CE8h XXh XXh		4		
2CE0h DTC Control Data 20 XXh 2CE1h XXh XXh 2CE2h XXh XXh 2CE3h XXh XXh 2CE4h XXh XXh 2CE5h XXh XXh 2CE6h XXh XXh 2CE6h XXh XXh 2CE7h DTC Control Data 21 XXh 2CE8h DTC Control Data 21 XXh 2CE8h ZCEAh XXh 2CE8h ZCEBh XXh		1		
2CE1hXXh2CE2hXXh2CE3hXXh2CE4hXXh2CE6hXXh2CE6hXXh2CE7hXXh2CE8hDTC Control Data 212CE8hDTC Control Data 212CE9hXXh2CE8hXXh2CE8hXXh2CE8hXXh2CE8hXXh2CE8hXXh2CE8hXXh				
2CE1hXXh2CE2hXXh2CE3hXXh2CE4hXXh2CE6hXXh2CE6hXXh2CE7hXXh2CE8hDTC Control Data 212CE8hDTC Control Data 212CE9hXXh2CE8hXXh2CE8hXXh2CE8hXXh2CE8hXXh2CE8hXXh2CE8hXXh	2CE0h	DTC Control Data 20	DTCD20	
2CE2h2CE3h2CE4h2CE4h2CE5h2CE6h2CE7h2CE7h2CE9h2CE9h2CE8h2CE8h2CE8h2CE8h2CE8h2CE8h2CE8h2CE8h2CE8h2CE8h2CE8h		1		
2CE3h XXh 2CE4h XXh 2CE5h XXh 2CE6h XXh 2CE7h XXh 2CE9h DTC Control Data 21 2CE9h XXh 2CE8h DTCD21 XXh XXh		1		
2CE4h XXh 2CE5h XXh 2CE6h XXh 2CE7h XXh 2CE8h DTC Control Data 21 2CE9h XXh 2CE9h XXh 2CE8h XXh 2CE8h XXh 2CE8h XXh 2CE8h XXh 2CE8h XXh		4		100
2CE5h XXh 2CE6h XXh 2CE7h XXh 2CE8h DTC Control Data 21 2CE9h XXh 2CE8h DTCC21 2CEAh XXh 2CEBh XXh		4		
2CE6h XXh 2CE7h XXh 2CE8h DTC Control Data 21 XXh 2CE9h XXh XXh 2CEAh XXh XXh 2CEBh XXh XXh				
2CE6h XXh 2CE7h XXh 2CE8h DTC Control Data 21 XXh 2CE9h XXh XXh 2CEAh XXh XXh 2CEBh XXh XXh	2CE5h			XXh
2CE7h XXh 2CE8h DTC Control Data 21 XXh 2CE9h XXh XXh 2CEAh XXh XXh 2CEBh XXh XXh		1		
2CE8h DTC Control Data 21 XXh 2CE9h XXh 2CEAh XXh 2CEBh XXh		4		
2CE9h XXh 2CEAh XXh 2CEBh XXh		DTC Control Data 21	DTOD04	
2CEAh XXh 2CEBh XXh		Di C Control Data 21	DTCD21	
2CEBh XXh				
		1		
		1		
2CEDh XXh		4		
		4		
2CEEh XXh		4		
2CEFh XXh	2CEFh			XXh

SFR Information (11)⁽¹⁾ Table 4.11

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.



Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Onit
-	Program/erase endurance (2)		10,000 (3)	-	-	times
_	Byte program time (program/erase endurance \leq 1,000 times)		-	160	1,500	μs
-	Byte program time (program/erase endurance > 1,000 times)		-	300	1,500	μs
-	Block erase time (program/erase endurance ≤ 1,000 times)		-	0.2	1	S
_	Block erase time (program/erase endurance > 1,000 times)		-	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	5+CPU clock × 3 cycles	ms
-	Interval from erase start/restart until following suspend request		0	-	_	μS
-	Time from suspend until erase restart		-	-	30+CPU clock × 1 cycle	μs
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30+CPU clock × 1 cycle	μs
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		1.8	-	5.5	V
-	Program, erase temperature		-20 (7)	-	85	°C
-	Data hold time ⁽⁸⁾	Ambient temperature = 55 °C	20	-	-	year

Table 5.7 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Notes:

1. Vcc = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- nowever, the same address must not be programmed more than once per erase operation (overwriting prohibited).

Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
 In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

- 7. -40°C for D version.
- 8. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend



^{2.} Definition of programming/erasure endurance

Symbol	Parameter	Condition		Unit		
Symbol	Falameter	Condition	Min.	Тур.	Max.	Unit
-	High-speed on-chip oscillator frequency after reset	$\label{eq:VCC} \begin{array}{l} Vcc = 1.8 \ V \ to \ 5.5 \ V \\ -20^{\circ}C \leq T_{opr} \leq 85^{\circ}C \end{array}$	38.4	40	41.6	MHz
		$\label{eq:VCC} \begin{array}{l} Vcc = 1.8 \ V \ to \ 5.5 \ V \\ -40^{\circ}C \leq T_{opr} \leq 85^{\circ}C \end{array}$	38.0	40	42.0	MHz
	· · · 9·· · · · · · · · · · · · · · · ·	$\label{eq:Vcc} \begin{array}{l} Vcc = 1.8 \ V \ to \ 5.5 \ V \\ -20^{\circ}C \leq T_{opr} \leq 85^{\circ}C \end{array}$	35.389	36.864	38.338	MHz
	the FRA1 register and the FRA5 register correction value into the FRA3 register ⁽²⁾	Vcc = 1.8 V to 5.5 V −40°C ≤ Topr ≤ 85°C	35.020	36.864	38.707	MHz
	the FRA6 register correction value is written into	Vcc = 1.8 V to 5.5 V −20°C ≤ Topr ≤ 85°C	30.72	32	33.28	MHz
		Vcc = 1.8 V to 5.5 V −40°C ≤ Topr ≤ 85°C	30.40	32	33.60	MHz
-	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	-	0.5	3	ms
-	Self power consumption at oscillation	VCC = 5.0 V, Topr = 25°C	-	400	-	μA

Table 5.12	High-speed On-Chip Oscillator Circuit Electrical Characteristics

Notes:

1. Vcc = 1.8 to 5.5 V, $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.13 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falameter	Condition	Min.	Тур.	Max.	Unit
fOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
-	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	-	30	100	μS
-	Self power consumption at oscillation	VCC = 5.0 V, Topr = $25^{\circ}C$	-	2	-	μΑ

Note:

1. Vcc = 1.8 to 5.5 V, $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Table 5.14 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		-	-	2,000	μS

Notes:

1. The measurement condition is Vcc = 1.8 to 5.5 V and Topr = 25° C.

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.



Symbol	Parameter		Condition		Standard			Unit
Symbol		Falameter	Condition		Min.	Тур.	Max.	Onit
Vон	Output "H"	Other than XOUT	Drive capacity High Vcc = 5 V	Іон = -20 mA	Vcc - 2.0	-	Vcc	V
	voltage		Drive capacity Low Vcc = 5 V	Іон = -5 mA	Vcc - 2.0	-	Vcc	V
		XOUT	Vcc = 5 V	Іон = -200 μА	1.0	-	Vcc	V
Vol	Output "L"	Other than XOUT	Drive capacity High Vcc = 5 V	IoL = 20 mA	-	-	2.0	V
	voltage		Drive capacity Low Vcc = 5 V	IoL = 5 mA	-	-	2.0	V
		XOUT	Vcc = 5 V	IoL = 200 μA	-	-	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, KI0, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1, TRDIOD1, TRDIOA1, TRDIOD1, TRCTRG, TRCCLK, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET			0.1	1.2	_	V
Ін	Input "H" cu	rrent	VI = 5 V, Vcc = 5.0 V		-	-	5.0	μΑ
lı∟	Input "L" current		VI = 0 V, Vcc = 5.0 V		_	_	-5.0	μA
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 5.0 V		25	50	100	kΩ
Rfxin	Feedback resistance	XIN			-	0.3	-	MΩ
RfxCIN	Feedback resistance	XCIN			-	8	_	MΩ
Vram	RAM hold v	oltage	During stop mode		1.8	-	-	V

Table 5.17	Electrical Characteristics (1) [4.2 V \leq Vcc \leq 5.5 V]
------------	--

Note:

1. $4.2 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$ and $\text{T}_{opr} = -20 \text{ to } 85^{\circ}\text{C}$ (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.



Symbol	Parameter	Parameter Condition			Standarc		Unit
				Min.	Тур.	Max.	
CC	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6.5	15	mA
	Single-chip mode, output pins are open, other pins		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	5.3	12.5	mA
	are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	3.6	_	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.2	_	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	-	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16, MSTIIC = MSTTRD = MSTTRC = 1	-	1	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	400	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, FMR27 = 1, VCA20 = 0	-	85	400	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	-	47	-	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	15	100	μA
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	4	90	μA	
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	3.5	_	μA	
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1, Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	2.0	5.0	μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1, Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	5.0 ⁽¹⁾ 15 ⁽²⁾	-	μA

Table 5.18Electrical Characteristics (2) [3.3 V \leq Vcc \leq 5.5 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Notes:

1. Value when the program ROM capacity of the product is 16 Kbytes to 32 Kbytes.

Value when the program ROM capacity of the product is 48 Kbytes to 128 Kbytes.



Table 5.30Electrical Characteristics (6) [1.8 V \leq Vcc < 2.7 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Deremeter		Condition		Standard	ł	Unit
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 1.8 to 2.7 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	2.2	_	mA
other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	0.8	-	mA	
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	2.5	10	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.7	-	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	_	1	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	300	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, FMR27 = 1, VCA20 = 0	_	80	350	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	40	_	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	15	90	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	4	80	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	3.5	_	μA
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5	μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1	_	5.0 ⁽¹⁾ 15 ⁽²⁾	-	μA
			Peripheral clock off VCA27 = VCA26 = VCA25 = 0				

Notes:

1. Value when the program ROM capacity of the product is 16 Kbytes to 32 Kbytes.

2. Value when the program ROM capacity of the product is 48 Kbytes to 128 Kbytes.

Timing Requirements (Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C)

Table 5.31 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Stan	Unit	
	Parameter		Max.	Unit
tc(XOUT)	XOUT input cycle time	200	-	ns
twh(xout)	XOUT input "H" width	90	-	ns
twl(xout)	XOUT input "L" width	90	-	ns
tc(XCIN)	XCIN input cycle time	14	-	μS
twh(xcin)	XCIN input "H" width	7	-	μS
twl(xcin)	XCIN input "L" width	7	-	μS




Figure 5.16 External Clock Input Timing Diagram when Vcc = 2.2 V

Table 5.32 TRAIO Input

Symbol	Parameter	Stan	Unit	
	Falameter		Max.	Onit
tc(TRAIO)	TRAIO input cycle time	500	-	ns
twh(traio)	TRAIO input "H" width	200	=	ns
twl(traio)	TRAIO input "L" width	200	-	ns




Figure 5.17 TRAIO Input Timing Diagram when Vcc = 2.2 V



Symbol	Parameter	Stan	Unit	
	Falanelei	Min.	Max.	Unit
tc(CK)	CLKi input cycle time	800	-	ns
tW(CKH)	CLKi input "H" width	400	-	ns
tW(CKL)	CLKi input "L" width	400	-	ns
td(C-Q)	TXDi output delay time	-	200	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	150	-	ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0 to 2




Figure 5.18 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.34 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tw(INH)	INTi input "H" width, Kli input "H" width	1000 (1)	-	ns
tw(INL)	INTi input "L" width, Kli input "L" width	1000 (2)	_	ns

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Figure 5.19 Input Timing Diagram for External Interrupt \overline{INTi} and Key Input Interrupt \overline{Kli} when Vcc = 2.2 V

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.





REVISION HISTORY	R8C/35C Group Datasheet
-------------------------	-------------------------

Г

Rev.	Date	Description		
		Page	Summary	
0.10	Sep. 01, 2009	-	First Edition issued	
1.00	Aug. 24, 2010	All	"Preliminary" and "Under development" deleted	
		4	Table1.3 revised	
		27 to 53	5. Electrical Characteristics added	

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.