

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	47
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	52-LQFP
Supplier Device Package	52-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21357cdfp-v0

1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/35C Group.

Table 1.1 Specifications for R8C/35C Group (1)

Item	Function	Specification
CPU	Central processing unit	R8C CPU core <ul style="list-style-type: none"> Number of fundamental instructions: 89 Minimum instruction execution time: 50 ns ($f(XIN) = 20$ MHz, VCC = 2.7 to 5.5 V) 200 ns ($f(XIN) = 5$ MHz, VCC = 1.8 to 5.5 V) Multiplier: 16 bits \times 16 bits \rightarrow 32 bits Multiply-accumulate instruction: 16 bits \times 16 bits + 32 bits \rightarrow 32 bits Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM, Data flash	Refer to Table 1.3 Product List for R8C/35C Group .
Power Supply Voltage Detection	Voltage detection circuit	<ul style="list-style-type: none"> Power-on reset Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable)
I/O Ports	Programmable I/O ports	<ul style="list-style-type: none"> Input-only: 1 pin CMOS I/O ports: 47, selectable pull-up resistor High current drive ports: 47
Clock	Clock generation circuits	4 circuits: XIN clock oscillation circuit, XCIN clock oscillation circuit (32 kHz), High-speed on-chip oscillator (with frequency adjustment function), Low-speed on-chip oscillator <ul style="list-style-type: none"> Oscillation stop detection: XIN clock oscillation stop detection function Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 Low power consumption modes: Standard operating mode (high-speed clock, low-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode Real-time clock (timer RE)
Interrupts		<ul style="list-style-type: none"> Number of interrupt vectors: 69 External Interrupt: 9 (INT \times 5, Key input \times 4) Priority levels: 7 levels
Watchdog Timer		<ul style="list-style-type: none"> 14 bits \times 1 (with prescaler) Reset start selectable Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Transfer Controller)		<ul style="list-style-type: none"> 1 channel Activation sources: 33 Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA	8 bits \times 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode
	Timer RB	8 bits \times 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode
	Timer RC	16 bits \times 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)
	Timer RD	16 bits \times 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period)
	Timer RE	8 bits \times 1 Real-time clock mode (count seconds, minutes, hours, days of week), output compare mode

Table 1.2 Specifications for R8C/35C Group (2)

Item	Function	Specification
Serial Interface	UART0, UART1 UART2	Clock synchronous serial I/O/UART × 2 channel Clock synchronous serial I/O/UART, I ² C mode (I ² C-bus), multiprocessor communication function
Synchronous Serial Communication Unit (SSU)		1 (shared with I ² C-bus)
I ² C bus		1 (shared with SSU)
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function, with sweep mode
D/A Converter		8-bit resolution × 2 circuits
Comparator B		2 circuits
Flash Memory		<ul style="list-style-type: none"> • Programming and erasure voltage: VCC = 2.7 to 5.5 V • Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM) • Program security: ROM code protect, ID code check • Debug functions: On-chip debug, on-board flash rewrite function • Background operation (BGO) function
Operating Frequency/Supply Voltage		f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)
Current consumption		<p>Typ. 6.5 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 3.5 μA (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) Typ. 2.0 μA (VCC = 3.0 V, stop mode)</p>
Operating Ambient Temperature		-20 to 85°C (N version) -40 to 85°C (D version) (1)
Package		52-pin LQFP Package code: PLQP0052JA-A (previous code: 52P6A-A)

Note:

- Specify the D version if D version functions are to be used.

Table 1.4 Pin Name Information by Pin Number (1)

Pin Number	Control Pin	Port	I/O Pin Functions for Peripheral Modules					
			Interrupt	Timer	Serial Interface	SSU	I ² C bus	A/D Converter, D/A Converter, Comparator B
1		P5_6		(TRAO)				
2		P3_2	(INT1/INT2)	(TRAIO)				
3		P3_0		(TRAO)				
4		P4_2						VREF
5	MODE							
6	(XCIN)	P4_3						
7	(XCOUT)	P4_4						
8	RESET							
9	XOUT	P4_7						
10	VSS/AVSS							
11	XIN	P4_6						
12	VCC/AVCC							
13		P3_7		TRAO	(RXD2/SCL2/ TXD2/SDA2)	SSO	SDA	
14		P3_5		(TRCIOD)	(CLK2)	SSCK	SCL	
15		P3_4		(TRCIOC)	(RXD2/SCL2/ TXD2/SDA2)	SSI		IVREF3
16		P3_3	INT3	(TRCCLK)	(CTS2/RTS2)	SCS		IVCMP3
17		P2_7		(TRDIOD1)				
18		P2_6		(TRDIOC1)				
19		P2_5		(TRDIOB1)				
20		P2_4		(TRDIOA1)				
21		P2_3		(TRDIOD0)				
22		P2_2		(TRCIOD/ TRDIOB0)				
23		P2_1		(TRCIOC/ TRDIOC0)				
24		P2_0	(INT1)	(TRCIOB/ TRDIOA0/ TRDCLK)				
25		P3_6	(INT1)					
26		P3_1		(TRBO)				
27		P6_7	(INT3)	(TRCIOD)				
28		P6_6	INT2	(TRCIOC)	(TXD2/SDA2)			
29		P6_5	INT4	(TRCIOB)	(CLK1/CLK2)			
30		P4_5	INT0		(RXD2/SCL2)			ADTRG
31		P1_7	INT1	(TRAIO)				IVCMP1
32		P1_6			(CLK0)			IVREF1
33		P1_5	(INT1)	(TRAIO)	(RXD0)			
34		P1_4		(TRCCLK)	(TXD0)			
35		P1_3	KI3	TRBO (/TRCIOC)				AN11

Note:

1. Can be assigned to the pin in parentheses by a program.

Table 1.5 Pin Name Information by Pin Number (2)

Pin Number	Control Pin	Port	I/O Pin Functions for Peripheral Modules					
			Interrupt	Timer	Serial Interface	SSU	I ² C bus	A/D Converter, D/A Converter, Comparator B
36		P1_2	KI2	(TRCIOB)				AN10
37		P1_1	KI1	(TRCIOA/ TRCTRG)				AN9
38		P1_0	KI0	(TRCIOD)				AN8
39		P0_7		(TRCIOC)				AN0/DA1
40		P0_6		(TRCIOD)				AN1/DA0
41		P0_5		(TRCIOB)				AN2
42		P0_4		TREO (/TRCIOB)				AN3
43		P0_3		(TRCIOB)	(CLK1)			AN4
44		P0_2		(TRCIOA/ TRCTRG)	(RXD1)			AN5
45		P0_1		(TRCIOA/ TRCTRG)	(TXD1)			AN6
46		P0_0		(TRCIOA/ TRCTRG)				AN7
47		P6_4			(RXD1)			
48		P6_3			(TXD1)			
49		P6_2			(CLK1)			
50		P6_1						
51		P6_0		(TREO)				
52		P5_7						

Note:

1. Can be assigned to the pin in parentheses by a program.

Table 1.7 Pin Functions (2)

Item	Pin Name	I/O Type	Description
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter and D/A converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
	ADTRG	I	A/D external trigger input pin
D/A converter	DA0, DA1	O	D/A converter output pins
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins
	IVREF1, IVREF3	I	Comparator B reference voltage input pins
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P5_6, P5_7, P6_0 to P6_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. All ports can be used as LED drive ports.
Input port	P4_2	I	Input-only port

I: Input

O: Output

I/O: Input and output

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

Table 4.2 SFR Information (2) (1)

Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
0042h			
0043h			
0044h			
0045h			
0046h	INT4 Interrupt Control Register	INT4IC	XX00X000b
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h	Timer RD0 Interrupt Control Register	TRD0IC	XXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXX000b
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU Interrupt Control Register / IIC bus Interrupt Control Register (2)	SSUIC / IICIC	XXXXX000b
0050h			
0051h	UART0 Transmit Interrupt Control Register	S0TIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	S0RIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h	Voltage Monitor 1 Interrupt Control Register	VCMP1IC	XXXXX000b
0073h	Voltage Monitor 2 Interrupt Control Register	VCMP2IC	XXXXX000b
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. Selectable by the IICSEL bit in the SSUIICSR register.

Table 4.8 SFR Information (8) (1)

Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh XXh 0000XXXXb
01C1h			
01C2h			
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh XXh 0000XXXXb
01C5h			
01C6h			
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECb			
01EDh			
01EEh			
01EFh			
01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h
01F1h	Port P2 Drive Capacity Control Register	P2DRR	00h
01F2h	Drive Capacity Control Register 0	DRR0	00h
01F3h	Drive Capacity Control Register 1	DRR1	00h
01F4h			
01F5h	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
01F7h			
01F8h	Comparator B Control Register 0	INTCMP	00h
01F9h			
01FAh	External Input Enable Register 0	INTEN	00h
01FBh	External Input Enable Register 1	INTEN1	00h
01FCb	INT Input Filter Select Register 0	INTF	00h
01FDh	INT Input Filter Select Register 1	INTF1	00h
01FEh	Key Input Enable Register 0	KIEN	00h
01FFh			

X: Undefined

Note:

- The blank areas are reserved and cannot be accessed by users.

Table 5.2 Recommended Operating Conditions

Symbol	Parameter			Conditions	Standard			Unit		
					Min.	Typ.	Max.			
Vcc/AVcc	Supply voltage				1.8	—	5.5	V		
Vss/AVss	Supply voltage				—	0	—	V		
VIH	Input "H" voltage	Other than CMOS input			0.8 Vcc	—	Vcc	V		
		CMOS input	Input level switching function (I/O port)	Input level selection : 0.35 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0.5 Vcc	—	Vcc		
					2.7 V ≤ Vcc < 4.0 V	0.55 Vcc	—	Vcc		
					1.8 V ≤ Vcc < 2.7 V	0.65 Vcc	—	Vcc		
		CMOS input	Input level switching function (I/O port)	Input level selection : 0.5 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc	—	Vcc		
					2.7 V ≤ Vcc < 4.0 V	0.7 Vcc	—	Vcc		
					1.8 V ≤ Vcc < 2.7 V	0.8 Vcc	—	Vcc		
		CMOS input	Input level switching function (I/O port)	Input level selection : 0.7 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc	—	Vcc		
					2.7 V ≤ Vcc < 4.0 V	0.85 Vcc	—	Vcc		
					1.8 V ≤ Vcc < 2.7 V	0.85 Vcc	—	Vcc		
	External clock input (XOUT)				1.2	—	Vcc	V		
VIL	Input "L" voltage	Other than CMOS input			0	—	0.2 Vcc	V		
		CMOS input	Input level switching function (I/O port)	Input level selection : 0.35 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0	—	0.2 Vcc		
					2.7 V ≤ Vcc < 4.0 V	0	—	0.2 Vcc		
					1.8 V ≤ Vcc < 2.7 V	0	—	0.2 Vcc		
		CMOS input	Input level switching function (I/O port)	Input level selection : 0.5 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0	—	0.4 Vcc		
					2.7 V ≤ Vcc < 4.0 V	0	—	0.3 Vcc		
					1.8 V ≤ Vcc < 2.7 V	0	—	0.2 Vcc		
		CMOS input	Input level switching function (I/O port)	Input level selection : 0.7 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0	—	0.55 Vcc		
					2.7 V ≤ Vcc < 4.0 V	0	—	0.45 Vcc		
					1.8 V ≤ Vcc < 2.7 V	0	—	0.35 Vcc		
	External clock input (XOUT)				0	—	0.4	V		
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)			—	—	-160	mA		
IOH(sum)	Average sum output "H" current	Sum of all pins IOH(avg)			—	—	-80	mA		
IOH(peak)	Peak output "H" current	Drive capacity Low			—	—	-10	mA		
		Drive capacity High			—	—	-40	mA		
IOH(avg)	Average output "H" current	Drive capacity Low			—	—	-5	mA		
		Drive capacity High			—	—	-20	mA		
IOL(sum)	Peak sum output "L" current	Sum of all pins IOL(peak)			—	—	160	mA		
		Sum of all pins IOL(avg)			—	—	80	mA		
IOL(peak)	Peak output "L" current	Drive capacity Low			—	—	10	mA		
		Drive capacity High			—	—	40	mA		
IOL(avg)	Average output "L" current	Drive capacity Low			—	—	5	mA		
		Drive capacity High			—	—	20	mA		
f(XIN)	XIN clock input oscillation frequency			2.7 V ≤ Vcc ≤ 5.5 V	—	—	20	MHz		
				1.8 V ≤ Vcc < 2.7 V	—	—	5	MHz		
f(XCIN)	XCIN clock input oscillation frequency			1.8 V ≤ Vcc ≤ 5.5 V	—	32.768	50	kHz		
fOCO40M	When used as the count source for timer RC or timer RD (3)			2.7 V ≤ Vcc ≤ 5.5 V	32	—	40	MHz		
fOCO-F	fOCO-F frequency			2.7 V ≤ Vcc ≤ 5.5 V	—	—	20	MHz		
				1.8 V ≤ Vcc < 2.7 V	—	—	5	MHz		
—	System clock frequency			2.7 V ≤ Vcc ≤ 5.5 V	—	—	20	MHz		
				1.8 V ≤ Vcc < 2.7 V	—	—	5	MHz		
f(BCLK)	CPU clock frequency			2.7 V ≤ Vcc ≤ 5.5 V	—	—	20	MHz		
				1.8 V ≤ Vcc < 2.7 V	—	—	5	MHz		

Notes:

1. Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. The average output current indicates the average value of current measured during 100 ms.
3. fOCO40M can be used as the count source for timer RC or timer RD in the range of Vcc = 2.7 V to 5.5V.

Table 5.3 A/D Converter Characteristics

Symbol	Parameter	Conditions		Standard			Unit
				Min.	Typ.	Max.	
-	Resolution	$V_{ref} = AVcc$		-	-	10	Bit
-	Absolute accuracy	10-bit mode	$V_{ref} = AVcc = 5.0\text{ V}$	AN0 to AN7 input, AN8 to AN11 input		-	-
			$V_{ref} = AVcc = 3.3\text{ V}$	AN0 to AN7 input, AN8 to AN11 input		-	-
			$V_{ref} = AVcc = 3.0\text{ V}$	AN0 to AN7 input, AN8 to AN11 input		-	-
			$V_{ref} = AVcc = 2.2\text{ V}$	AN0 to AN7 input, AN8 to AN11 input		-	-
		8-bit mode	$V_{ref} = AVcc = 5.0\text{ V}$	AN0 to AN7 input, AN8 to AN11 input		-	-
			$V_{ref} = AVcc = 3.3\text{ V}$	AN0 to AN7 input, AN8 to AN11 input		-	-
			$V_{ref} = AVcc = 3.0\text{ V}$	AN0 to AN7 input, AN8 to AN11 input		-	-
			$V_{ref} = AVcc = 2.2\text{ V}$	AN0 to AN7 input, AN8 to AN11 input		-	-
ϕ_{AD}	A/D conversion clock	$4.0\text{ V} \leq V_{ref} = AVcc \leq 5.5\text{ V}$ (2)		2	-	20	MHz
		$3.2\text{ V} \leq V_{ref} = AVcc \leq 5.5\text{ V}$ (2)		2	-	16	MHz
		$2.7\text{ V} \leq V_{ref} = AVcc \leq 5.5\text{ V}$ (2)		2	-	10	MHz
		$2.2\text{ V} \leq V_{ref} = AVcc \leq 5.5\text{ V}$ (2)		2	-	5	MHz
-	Tolerance level impedance			-	3	-	k Ω
tconv	Conversion time	10-bit mode	$V_{ref} = AVcc = 5.0\text{ V}$, $\phi_{AD} = 20\text{ MHz}$	2.2	-	-	μs
		8-bit mode	$V_{ref} = AVcc = 5.0\text{ V}$, $\phi_{AD} = 20\text{ MHz}$	2.2	-	-	μs
tsamp	Sampling time	$\phi_{AD} = 20\text{ MHz}$		0.8	-	-	μs
Ivref	V _{ref} current	$V_{cc} = 5\text{ V}$, $XIN = f1 = \phi_{AD} = 20\text{ MHz}$		-	45	-	μA
V _{ref}	Reference voltage			2.2	-	AVcc	V
V _{IA}	Analog input voltage (3)			0	-	V _{ref}	V
OCVREF	On-chip reference voltage	$2\text{ MHz} \leq \phi_{AD} \leq 4\text{ MHz}$		1.19	1.34	1.49	V

Notes:

1. $V_{cc}/AVcc = V_{ref} = 2.2$ to 5.5 V , $V_{ss} = 0\text{ V}$ and $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.7 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
—	Program/erase endurance (2)		10,000 (3)	—	—	times
—	Byte program time (program/erase endurance \leq 1,000 times)		—	160	1,500	μs
—	Byte program time (program/erase endurance $>$ 1,000 times)		—	300	1,500	μs
—	Block erase time (program/erase endurance \leq 1,000 times)		—	0.2	1	s
—	Block erase time (program/erase endurance $>$ 1,000 times)		—	0.3	1	s
$t_{d(\text{SR-SUS})}$	Time delay from suspend request until suspend		—	—	5+CPU clock \times 3 cycles	ms
—	Interval from erase start/restart until following suspend request		0	—	—	μs
—	Time from suspend until erase restart		—	—	30+CPU clock \times 1 cycle	μs
$t_{d(\text{CMDRST-READY})}$	Time from when command is forcibly terminated until reading is enabled		—	—	30+CPU clock \times 1 cycle	μs
—	Program, erase voltage		2.7	—	5.5	V
—	Read voltage		1.8	—	5.5	V
—	Program, erase temperature		-20 (7)	—	85	$^{\circ}\text{C}$
—	Data hold time (8)	Ambient temperature = 55 $^{\circ}\text{C}$	20	—	—	year

Notes:

1. $V_{CC} = 2.7$ to 5.5 V and $T_{opr} = -20$ to 85 $^{\circ}\text{C}$ (N version) / -40 to 85 $^{\circ}\text{C}$ (D version), unless otherwise specified.
2. Definition of programming/erasure endurance
The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is n ($n = 10,000$), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
7. -40 $^{\circ}\text{C}$ for D version.
8. The data hold time includes time that the power supply is off or the clock is not supplied.


**Figure 5.2 Time delay until Suspend**

Table 5.8 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{det0}	Voltage detection level V _{det0_0} (2)		1.80	1.90	2.05	V
	Voltage detection level V _{det0_1} (2)		2.15	2.35	2.50	V
	Voltage detection level V _{det0_2} (2)		2.70	2.85	3.05	V
	Voltage detection level V _{det0_3} (2)		3.55	3.80	4.05	V
–	Voltage detection 0 circuit response time (4)	At the falling of Vcc from 5 V to (V _{det0_0} – 0.1) V	–	6	150	μs
–	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	–	1.5	–	μA
td(E-A)	Waiting time until voltage detection circuit operation starts (3)		–	–	100	μs

Notes:


1. The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = –20 to 85°C (N version) / –40 to 85°C (D version).
2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
4. Time until the voltage monitor 0 reset is generated after the voltage passes V_{det0}.

Table 5.9 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{det1}	Voltage detection level V _{det1_0} (2)	At the falling of Vcc	2.00	2.20	2.40	V
	Voltage detection level V _{det1_1} (2)	At the falling of Vcc	2.15	2.35	2.55	V
	Voltage detection level V _{det1_2} (2)	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level V _{det1_3} (2)	At the falling of Vcc	2.45	2.65	2.85	V
	Voltage detection level V _{det1_4} (2)	At the falling of Vcc	2.60	2.80	3.00	V
	Voltage detection level V _{det1_5} (2)	At the falling of Vcc	2.75	2.95	3.15	V
	Voltage detection level V _{det1_6} (2)	At the falling of Vcc	2.85	3.10	3.40	V
	Voltage detection level V _{det1_7} (2)	At the falling of Vcc	3.00	3.25	3.55	V
	Voltage detection level V _{det1_8} (2)	At the falling of Vcc	3.15	3.40	3.70	V
	Voltage detection level V _{det1_9} (2)	At the falling of Vcc	3.30	3.55	3.85	V
	Voltage detection level V _{det1_A} (2)	At the falling of Vcc	3.45	3.70	4.00	V
	Voltage detection level V _{det1_B} (2)	At the falling of Vcc	3.60	3.85	4.15	V
	Voltage detection level V _{det1_C} (2)	At the falling of Vcc	3.75	4.00	4.30	V
	Voltage detection level V _{det1_D} (2)	At the falling of Vcc	3.90	4.15	4.45	V
–	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	V _{det1_0} to V _{det1_5} selected	–	0.07	–	V
		V _{det1_6} to V _{det1_F} selected	–	0.10	–	V
–	Voltage detection 1 circuit response time (3)	At the falling of Vcc from 5 V to (V _{det1_0} – 0.1) V	–	60	150	μs
–	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	–	1.7	–	μA
td(E-A)	Waiting time until voltage detection circuit operation starts (4)		–	–	100	μs

Notes:

1. The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = –20 to 85°C (N version) / –40 to 85°C (D version).
2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes V_{det1}.
4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

**Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)**





Figure 5.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)

Table 5.16 Timing Requirements of I²C bus Interface (1)

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
tsCL	SCL input cycle time		12tCYC + 600 (2)	—	—	ns
tsCLH	SCL input "H" width		3tCYC + 300 (2)	—	—	ns
tsCLL	SCL input "L" width		5tCYC + 500 (2)	—	—	ns
tsf	SCL, SDA input fall time		—	—	300	ns
tSP	SCL, SDA input spike pulse rejection time		—	—	1tCYC (2)	ns
tBUF	SDA input bus-free time		5tCYC (2)	—	—	ns
tSTAH	Start condition input hold time		3tCYC (2)	—	—	ns
tSTAS	Retransmit start condition input setup time		3tCYC (2)	—	—	ns
tSTOP	Stop condition input setup time		3tCYC (2)	—	—	ns
tSDAS	Data input setup time		1tCYC + 40 (2)	—	—	ns
tSDAH	Data input hold time		10	—	—	ns

Notes:

1. V_{CC} = 1.8 to 5.5 V, V_{SS} = 0 V and T_{OPR} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. 1tCYC = 1/f₁(s)


**Figure 5.7 I/O Timing of I²C bus Interface**

Timing Requirements


(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C)

Table 5.19 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(XOUT)	XOUT input cycle time	50	—	ns
tWH(XOUT)	XOUT input "H" width	24	—	ns
tWL(XOUT)	XOUT input "L" width	24	—	ns
tc(XCIN)	XCIN input cycle time	14	—	μs
tWH(XCIN)	XCIN input "H" width	7	—	μs
tWL(XCIN)	XCIN input "L" width	7	—	μs

**Figure 5.8 External Clock Input Timing Diagram when VCC = 5 V****Table 5.20 TRAIO Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TRAIO)	TRAIO input cycle time	100	—	ns
tWH(TRAIO)	TRAIO input "H" width	40	—	ns
tWL(TRAIO)	TRAIO input "L" width	40	—	ns


**Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V**

Timing Requirements

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C)

Table 5.25 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(XOUT)	XOUT input cycle time	50	—	ns
tWH(XOUT)	XOUT input "H" width	24	—	ns
tWL(XOUT)	XOUT input "L" width	24	—	ns
tc(XCIN)	XCIN input cycle time	14	—	μs
tWH(XCIN)	XCIN input "H" width	7	—	μs
tWL(XCIN)	XCIN input "L" width	7	—	μs

**Figure 5.12 External Clock Input Timing Diagram when $V_{CC} = 3\text{ V}$** **Table 5.26 TRAIO Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TRAIO)	TRAIO input cycle time	300	—	ns
tWH(TRAIO)	TRAIO input "H" width	120	—	ns
tWL(TRAIO)	TRAIO input "L" width	120	—	ns


**Figure 5.13 TRAIO Input Timing Diagram when $V_{CC} = 3\text{ V}$**

Table 5.29 Electrical Characteristics (5) [1.8 V ≤ Vcc < 2.7 V]

Symbol	Parameter	Condition	Standard			Unit	
			Min.	Typ.	Max.		
V _{OH}	Output "H" voltage	Other than X _{OUT}	Drive capacity High	I _{OH} = -2 mA	V _{cc} - 0.5	-	V _{cc}
			Drive capacity Low	I _{OH} = -1 mA	V _{cc} - 0.5	-	V _{cc}
	X _{OUT}			I _{OH} = -200 μA	1.0	-	V _{cc}
V _{OL}	Output "L" voltage	Other than X _{OUT}	Drive capacity High	I _{OL} = 2 mA	-	-	0.5
			Drive capacity Low	I _{OL} = 1 mA	-	-	0.5
	X _{OUT}			I _{OL} = 200 μA	-	-	0.5
V _{T+} -V _{T-}	Hysteresis	INT0, INT1, INT2, INT3, INT4, KI0, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1, TRDIOB1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO			0.05	0.2	-
		RESET			0.05	0.20	-
I _{IH}	Input "H" current		V _I = 2.2 V, V _{cc} = 2.2 V	-	-	4.0	μA
I _{IL}	Input "L" current		V _I = 0 V, V _{cc} = 2.2 V	-	-	-4.0	μA
R _{PULLUP}	Pull-up resistance		V _I = 0 V, V _{cc} = 2.2 V	70	140	300	kΩ
R _{rxIN}	Feedback resistance	X _{IN}		-	0.3	-	MΩ
R _{rxCIN}	Feedback resistance	X _{CIN}		-	8	-	MΩ
V _{RAM}	RAM hold voltage		During stop mode	1.8	-	-	V

Note:

1. 1.8 V ≤ V_{cc} < 2.7 V and T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), f(X_{IN}) = 5 MHz, unless otherwise specified.

**Table 5.30 Electrical Characteristics (6) [1.8 V ≤ Vcc < 2.7 V]
(Topr = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
Icc	Power supply current (Vcc = 1.8 to 2.7 V) Single-chip mode, output pins are open, other pins are Vss	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	–	2.2	– mA
			XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	0.8	– mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	–	2.5	10 mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	1.7	– mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	–	1	– mA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	–	90	300 μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, FMR27 = 1, VCA20 = 0	–	80	350 μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	–	40	– μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	15	90 μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	4	80 μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	3.5	– μA
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	2.0	5 μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	5.0 (1)	– μA
					15 (2)	


Notes:

- Value when the program ROM capacity of the product is 16 Kbytes to 32 Kbytes.
- Value when the program ROM capacity of the product is 48 Kbytes to 128 Kbytes.

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Electronics website.

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-LQFP52-10x10-0.65	PLQP0052JA-A	52P6A-A	0.3g



NOTE)

1. DIMENSIONS **1** AND **2** DO NOT INCLUDE MOLD FLASH.
2. DIMENSION **3** DOES NOT INCLUDE TRIM OFFSET.

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	9.9	10.0	10.1
E	9.9	10.0	10.1
A ₂	—	1.4	—
H _D	11.8	12.0	12.2
H _E	11.8	12.0	12.2
A	—	—	1.7
A ₁	0.05	0.1	0.15
b _p	0.27	0.32	0.37
b ₁	—	0.30	—
c	0.09	0.145	0.20
c ₁	—	0.125	—
θ	0°	—	8°
[E]	—	0.65	—
x	—	—	0.13
y	—	—	0.10
Z _D	—	1.1	—
Z _E	—	1.1	—
L	0.35	0.5	0.65
L ₁	—	1.0	—