



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                 |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                        |
| Core Processor             | R8C                                                                                                                                                                             |
| Core Size                  | 16-Bit                                                                                                                                                                          |
| Speed                      | 20MHz                                                                                                                                                                           |
| Connectivity               | I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART                                                                                                                                  |
| Peripherals                | POR, PWM, Voltage Detect, WDT                                                                                                                                                   |
| Number of I/O              | 47                                                                                                                                                                              |
| Program Memory Size        | 48KB (48K x 8)                                                                                                                                                                  |
| Program Memory Type        | FLASH                                                                                                                                                                           |
| EEPROM Size                | 4K x 8                                                                                                                                                                          |
| RAM Size                   | 4K x 8                                                                                                                                                                          |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V                                                                                                                                                                     |
| Data Converters            | A/D 12x10b; D/A 2x8b                                                                                                                                                            |
| Oscillator Type            | Internal                                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                               |
| Mounting Type              | Surface Mount                                                                                                                                                                   |
| Package / Case             | 52-LQFP                                                                                                                                                                         |
| Supplier Device Package    | 52-LQFP (10x10)                                                                                                                                                                 |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21357cdfp-x4">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21357cdfp-x4</a> |

**Table 1.4 Pin Name Information by Pin Number (1)**

| Pin Number | Control Pin               | Port | I/O Pin Functions for Peripheral Modules |                           |                                   |                         |                      |                                            |
|------------|---------------------------|------|------------------------------------------|---------------------------|-----------------------------------|-------------------------|----------------------|--------------------------------------------|
|            |                           |      | Interrupt                                | Timer                     | Serial Interface                  | SSU                     | I <sup>2</sup> C bus | A/D Converter, D/A Converter, Comparator B |
| 1          |                           | P5_6 |                                          | (TRA0)                    |                                   |                         |                      |                                            |
| 2          |                           | P3_2 | ( $\overline{\text{INT1}}$ /INT2)        | (TRAIO)                   |                                   |                         |                      |                                            |
| 3          |                           | P3_0 |                                          | (TRA0)                    |                                   |                         |                      |                                            |
| 4          |                           | P4_2 |                                          |                           |                                   |                         |                      | VREF                                       |
| 5          | MODE                      |      |                                          |                           |                                   |                         |                      |                                            |
| 6          | (XCIN)                    | P4_3 |                                          |                           |                                   |                         |                      |                                            |
| 7          | (XCOUT)                   | P4_4 |                                          |                           |                                   |                         |                      |                                            |
| 8          | $\overline{\text{RESET}}$ |      |                                          |                           |                                   |                         |                      |                                            |
| 9          | XOUT                      | P4_7 |                                          |                           |                                   |                         |                      |                                            |
| 10         | VSS/AVSS                  |      |                                          |                           |                                   |                         |                      |                                            |
| 11         | XIN                       | P4_6 |                                          |                           |                                   |                         |                      |                                            |
| 12         | VCC/AVCC                  |      |                                          |                           |                                   |                         |                      |                                            |
| 13         |                           | P3_7 |                                          | TRA0                      | (RXD2/SCL2/TXD2/SDA2)             | SSO                     | SDA                  |                                            |
| 14         |                           | P3_5 |                                          | (TRCIOD)                  | (CLK2)                            | SSCK                    | SCL                  |                                            |
| 15         |                           | P3_4 |                                          | (TRCIOB)                  | (RXD2/SCL2/TXD2/SDA2)             | SSI                     |                      | IVREF3                                     |
| 16         |                           | P3_3 | $\overline{\text{INT3}}$                 | (TRCCLK)                  | ( $\overline{\text{CTS2}}$ /RTS2) | $\overline{\text{SCS}}$ |                      | IVCMP3                                     |
| 17         |                           | P2_7 |                                          | (TRDIOD1)                 |                                   |                         |                      |                                            |
| 18         |                           | P2_6 |                                          | (TRDIOB1)                 |                                   |                         |                      |                                            |
| 19         |                           | P2_5 |                                          | (TRDIOA1)                 |                                   |                         |                      |                                            |
| 20         |                           | P2_4 |                                          | (TRDIOA1)                 |                                   |                         |                      |                                            |
| 21         |                           | P2_3 |                                          | (TRDIOD0)                 |                                   |                         |                      |                                            |
| 22         |                           | P2_2 |                                          | (TRCIOB/ TRDIOB0)         |                                   |                         |                      |                                            |
| 23         |                           | P2_1 |                                          | (TRCIOB/ TRDIOB0)         |                                   |                         |                      |                                            |
| 24         |                           | P2_0 | ( $\overline{\text{INT1}}$ )             | (TRCIOB/ TRDIOA0/ TRDCLK) |                                   |                         |                      |                                            |
| 25         |                           | P3_6 | ( $\overline{\text{INT1}}$ )             |                           |                                   |                         |                      |                                            |
| 26         |                           | P3_1 |                                          | (TRBO)                    |                                   |                         |                      |                                            |
| 27         |                           | P6_7 | ( $\overline{\text{INT3}}$ )             | (TRCIOD)                  |                                   |                         |                      |                                            |
| 28         |                           | P6_6 | $\overline{\text{INT2}}$                 | (TRCIOB)                  | (TXD2/SDA2)                       |                         |                      |                                            |
| 29         |                           | P6_5 | $\overline{\text{INT4}}$                 | (TRCIOB)                  | (CLK1/CLK2)                       |                         |                      |                                            |
| 30         |                           | P4_5 | $\overline{\text{INT0}}$                 |                           | (RXD2/SCL2)                       |                         |                      | $\overline{\text{ADTRG}}$                  |
| 31         |                           | P1_7 | $\overline{\text{INT1}}$                 | (TRAIO)                   |                                   |                         |                      | IVCMP1                                     |
| 32         |                           | P1_6 |                                          |                           | (CLK0)                            |                         |                      | IVREF1                                     |
| 33         |                           | P1_5 | ( $\overline{\text{INT1}}$ )             | (TRAIO)                   | (RXD0)                            |                         |                      |                                            |
| 34         |                           | P1_4 |                                          | (TRCCLK)                  | (TXD0)                            |                         |                      |                                            |
| 35         |                           | P1_3 | $\overline{\text{KI3}}$                  | TRBO (/TRCIOB)            |                                   |                         |                      | AN11                                       |

Note:

1. Can be assigned to the pin in parentheses by a program.

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

### **2.8.7 Interrupt Enable Flag (I)**

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

### **2.8.8 Stack Pointer Select Flag (U)**

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

### **2.8.9 Processor Interrupt Priority Level (IPL)**

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has higher priority than IPL, the interrupt is enabled.

### **2.8.10 Reserved Bit**

If necessary, set to 0. When read, the content is undefined.

## 4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers and Table 4.13 lists the ID Code Areas and Option Function Select Area.

**Table 4.1 SFR Information (1) <sup>(1)</sup>**

| Address | Register                                         | Symbol   | After Reset                                          |
|---------|--------------------------------------------------|----------|------------------------------------------------------|
| 0000h   |                                                  |          |                                                      |
| 0001h   |                                                  |          |                                                      |
| 0002h   |                                                  |          |                                                      |
| 0003h   |                                                  |          |                                                      |
| 0004h   | Processor Mode Register 0                        | PM0      | 00h                                                  |
| 0005h   | Processor Mode Register 1                        | PM1      | 00h                                                  |
| 0006h   | System Clock Control Register 0                  | CM0      | 00101000b                                            |
| 0007h   | System Clock Control Register 1                  | CM1      | 00100000b                                            |
| 0008h   | Module Standby Control Register                  | MSTCR    | 00h                                                  |
| 0009h   | System Clock Control Register 3                  | CM3      | 00h                                                  |
| 000Ah   | Protect Register                                 | PRCR     | 00h                                                  |
| 000Bh   | Reset Source Determination Register              | RSTFR    | 0XXXXXXb <sup>(2)</sup>                              |
| 000Ch   | Oscillation Stop Detection Register              | OCD      | 00000100b                                            |
| 000Dh   | Watchdog Timer Reset Register                    | WDTR     | XXh                                                  |
| 000Eh   | Watchdog Timer Start Register                    | WDTS     | XXh                                                  |
| 000Fh   | Watchdog Timer Control Register                  | WDTC     | 00111111b                                            |
| 0010h   |                                                  |          |                                                      |
| 0011h   |                                                  |          |                                                      |
| 0012h   |                                                  |          |                                                      |
| 0013h   |                                                  |          |                                                      |
| 0014h   |                                                  |          |                                                      |
| 0015h   | High-Speed On-Chip Oscillator Control Register 7 | FRA7     | When shipping                                        |
| 0016h   |                                                  |          |                                                      |
| 0017h   |                                                  |          |                                                      |
| 0018h   |                                                  |          |                                                      |
| 0019h   |                                                  |          |                                                      |
| 001Ah   |                                                  |          |                                                      |
| 001Bh   |                                                  |          |                                                      |
| 001Ch   | Count Source Protection Mode Register            | CSPR     | 00h<br>10000000b <sup>(3)</sup>                      |
| 001Dh   |                                                  |          |                                                      |
| 001Eh   |                                                  |          |                                                      |
| 001Fh   |                                                  |          |                                                      |
| 0020h   |                                                  |          |                                                      |
| 0021h   |                                                  |          |                                                      |
| 0022h   |                                                  |          |                                                      |
| 0023h   | High-Speed On-Chip Oscillator Control Register 0 | FRA0     | 00h                                                  |
| 0024h   | High-Speed On-Chip Oscillator Control Register 1 | FRA1     | When shipping                                        |
| 0025h   | High-Speed On-Chip Oscillator Control Register 2 | FRA2     | 00h                                                  |
| 0026h   | On-Chip Reference Voltage Control Register       | OCVREFCR | 00h                                                  |
| 0027h   |                                                  |          |                                                      |
| 0028h   | Clock Prescaler Reset Flag                       | CPSRF    | 00h                                                  |
| 0029h   | High-Speed On-Chip Oscillator Control Register 4 | FRA4     | When Shipping                                        |
| 002Ah   | High-Speed On-Chip Oscillator Control Register 5 | FRA5     | When Shipping                                        |
| 002Bh   | High-Speed On-Chip Oscillator Control Register 6 | FRA6     | When Shipping                                        |
| 002Ch   |                                                  |          |                                                      |
| 002Dh   |                                                  |          |                                                      |
| 002Eh   |                                                  |          |                                                      |
| 002Fh   | High-Speed On-Chip Oscillator Control Register 3 | FRA3     | When shipping                                        |
| 0030h   | Voltage Monitor Circuit Control Register         | CMPA     | 00h                                                  |
| 0031h   | Voltage Monitor Circuit Edge Select Register     | VCAC     | 00h                                                  |
| 0032h   |                                                  |          |                                                      |
| 0033h   | Voltage Detect Register 1                        | VCA1     | 00001000b                                            |
| 0034h   | Voltage Detect Register 2                        | VCA2     | 00h <sup>(4)</sup><br>00100000b <sup>(5)</sup>       |
| 0035h   |                                                  |          |                                                      |
| 0036h   | Voltage Detection 1 Level Select Register        | VD1LS    | 00000111b                                            |
| 0037h   |                                                  |          |                                                      |
| 0038h   | Voltage Monitor 0 Circuit Control Register       | VW0C     | 1100X010b <sup>(4)</sup><br>1100X011b <sup>(5)</sup> |
| 0039h   | Voltage Monitor 1 Circuit Control Register       | VW1C     | 10001010b                                            |

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit.
3. The CSPROINI bit in the OFS register is set to 0.
4. The LVDAS bit in the OFS register is set to 1.
5. The LVDAS bit in the OFS register is set to 0.

**Table 4.3 SFR Information (3) (1)**

| Address | Register                                      | Symbol | After Reset |
|---------|-----------------------------------------------|--------|-------------|
| 0080h   | DTC Activation Control Register               | DTCTL  | 00h         |
| 0081h   |                                               |        |             |
| 0082h   |                                               |        |             |
| 0083h   |                                               |        |             |
| 0084h   |                                               |        |             |
| 0085h   |                                               |        |             |
| 0086h   |                                               |        |             |
| 0087h   |                                               |        |             |
| 0088h   | DTC Activation Enable Register 0              | DTCEN0 | 00h         |
| 0089h   | DTC Activation Enable Register 1              | DTCEN1 | 00h         |
| 008Ah   | DTC Activation Enable Register 2              | DTCEN2 | 00h         |
| 008Bh   | DTC Activation Enable Register 3              | DTCEN3 | 00h         |
| 008Ch   | DTC Activation Enable Register 4              | DTCEN4 | 00h         |
| 008Dh   | DTC Activation Enable Register 5              | DTCEN5 | 00h         |
| 008Eh   | DTC Activation Enable Register 6              | DTCEN6 | 00h         |
| 008Fh   |                                               |        |             |
| 0090h   |                                               |        |             |
| 0091h   |                                               |        |             |
| 0092h   |                                               |        |             |
| 0093h   |                                               |        |             |
| 0094h   |                                               |        |             |
| 0095h   |                                               |        |             |
| 0096h   |                                               |        |             |
| 0097h   |                                               |        |             |
| 0098h   |                                               |        |             |
| 0099h   |                                               |        |             |
| 009Ah   |                                               |        |             |
| 009Bh   |                                               |        |             |
| 009Ch   |                                               |        |             |
| 009Dh   |                                               |        |             |
| 009Eh   |                                               |        |             |
| 009Fh   |                                               |        |             |
| 00A0h   | UART0 Transmit/Receive Mode Register          | U0MR   | 00h         |
| 00A1h   | UART0 Bit Rate Register                       | U0BRG  | XXh         |
| 00A2h   | UART0 Transmit Buffer Register                | U0TB   | XXh         |
| 00A3h   |                                               |        | XXh         |
| 00A4h   | UART0 Transmit/Receive Control Register 0     | U0C0   | 00001000b   |
| 00A5h   | UART0 Transmit/Receive Control Register 1     | U0C1   | 00000010b   |
| 00A6h   | UART0 Receive Buffer Register                 | U0RB   | XXh         |
| 00A7h   |                                               |        | XXh         |
| 00A8h   | UART2 Transmit/Receive Mode Register          | U2MR   | 00h         |
| 00A9h   | UART2 Bit Rate Register                       | U2BRG  | XXh         |
| 00AAh   | UART2 Transmit Buffer Register                | U2TB   | XXh         |
| 00ABh   |                                               |        | XXh         |
| 00ACh   | UART2 Transmit/Receive Control Register 0     | U2C0   | 00001000b   |
| 00ADh   | UART2 Transmit/Receive Control Register 1     | U2C1   | 00000010b   |
| 00AEh   | UART2 Receive Buffer Register                 | U2RB   | XXh         |
| 00AFh   |                                               |        | XXh         |
| 00B0h   | UART2 Digital Filter Function Select Register | URXDF  | 00h         |
| 00B1h   |                                               |        |             |
| 00B2h   |                                               |        |             |
| 00B3h   |                                               |        |             |
| 00B4h   |                                               |        |             |
| 00B5h   |                                               |        |             |
| 00B6h   |                                               |        |             |
| 00B7h   |                                               |        |             |
| 00B8h   |                                               |        |             |
| 00B9h   |                                               |        |             |
| 00BAh   |                                               |        |             |
| 00BBh   | UART2 Special Mode Register 5                 | U2SMR5 | 00h         |
| 00BCh   | UART2 Special Mode Register 4                 | U2SMR4 | 00h         |
| 00BDh   | UART2 Special Mode Register 3                 | U2SMR3 | 000X0X0Xb   |
| 00BEh   | UART2 Special Mode Register 2                 | U2SMR2 | X0000000b   |
| 00BFh   | UART2 Special Mode Register                   | U2SMR  | X0000000b   |

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 4.5 SFR Information (5) (1)**

| Address | Register                                              | Symbol  | After Reset |
|---------|-------------------------------------------------------|---------|-------------|
| 0100h   | Timer RA Control Register                             | TRACR   | 00h         |
| 0101h   | Timer RA I/O Control Register                         | TRAIOC  | 00h         |
| 0102h   | Timer RA Mode Register                                | TRAMR   | 00h         |
| 0103h   | Timer RA Prescaler Register                           | TRAPRE  | FFh         |
| 0104h   | Timer RA Register                                     | TRA     | FFh         |
| 0105h   | LIN Control Register 2                                | LINCR2  | 00h         |
| 0106h   | LIN Control Register                                  | LINCR   | 00h         |
| 0107h   | LIN Status Register                                   | LINST   | 00h         |
| 0108h   | Timer RB Control Register                             | TRBCR   | 00h         |
| 0109h   | Timer RB One-Shot Control Register                    | TRBOCR  | 00h         |
| 010Ah   | Timer RB I/O Control Register                         | TRBIOC  | 00h         |
| 010Bh   | Timer RB Mode Register                                | TRBMR   | 00h         |
| 010Ch   | Timer RB Prescaler Register                           | TRBPRES | FFh         |
| 010Dh   | Timer RB Secondary Register                           | TRBSC   | FFh         |
| 010Eh   | Timer RB Primary Register                             | TRBPR   | FFh         |
| 010Fh   |                                                       |         |             |
| 0110h   |                                                       |         |             |
| 0111h   |                                                       |         |             |
| 0112h   |                                                       |         |             |
| 0113h   |                                                       |         |             |
| 0114h   |                                                       |         |             |
| 0115h   |                                                       |         |             |
| 0116h   |                                                       |         |             |
| 0117h   |                                                       |         |             |
| 0118h   | Timer RE Second Data Register / Counter Data Register | TRESEC  | 00h         |
| 0119h   | Timer RE Minute Data Register / Compare Data Register | TREMIN  | 00h         |
| 011Ah   | Timer RE Hour Data Register                           | TREHR   | 00h         |
| 011Bh   | Timer RE Day of Week Data Register                    | TREWK   | 00h         |
| 011Ch   | Timer RE Control Register 1                           | TRECR1  | 00h         |
| 011Dh   | Timer RE Control Register 2                           | TRECR2  | 00h         |
| 011Eh   | Timer RE Count Source Select Register                 | TRECSR  | 00001000b   |
| 011Fh   |                                                       |         |             |
| 0120h   | Timer RC Mode Register                                | TRCMR   | 01001000b   |
| 0121h   | Timer RC Control Register 1                           | TRCCR1  | 00h         |
| 0122h   | Timer RC Interrupt Enable Register                    | TRCIER  | 01110000b   |
| 0123h   | Timer RC Status Register                              | TRCSR   | 01110000b   |
| 0124h   | Timer RC I/O Control Register 0                       | TRCIOR0 | 10001000b   |
| 0125h   | Timer RC I/O Control Register 1                       | TRCIOR1 | 10001000b   |
| 0126h   | Timer RC Counter                                      | TRC     | 00h         |
| 0127h   |                                                       |         | 00h         |
| 0128h   | Timer RC General Register A                           | TRCGRA  | FFh         |
| 0129h   |                                                       |         | FFh         |
| 012Ah   | Timer RC General Register B                           | TRCGRB  | FFh         |
| 012Bh   |                                                       |         | FFh         |
| 012Ch   | Timer RC General Register C                           | TRCGRC  | FFh         |
| 012Dh   |                                                       |         | FFh         |
| 012Eh   | Timer RC General Register D                           | TRCGRD  | FFh         |
| 012Fh   |                                                       |         | FFh         |
| 0130h   | Timer RC Control Register 2                           | TRCCR2  | 00011000b   |
| 0131h   | Timer RC Digital Filter Function Select Register      | TRCDF   | 00h         |
| 0132h   | Timer RC Output Master Enable Register                | TRCOER  | 01111111b   |
| 0133h   | Timer RC Trigger Control Register                     | TRCADCR | 00h         |
| 0134h   |                                                       |         |             |
| 0135h   | Timer RD Control Expansion Register                   | TRDECR  | 00h         |
| 0136h   | Timer RD Trigger Control Register                     | TRDADCR | 00h         |
| 0137h   | Timer RD Start Register                               | TRDSTR  | 11111100b   |
| 0138h   | Timer RD Mode Register                                | TRDMR   | 00001110b   |
| 0139h   | Timer RD PWM Mode Register                            | TRDPMR  | 10001000b   |
| 013Ah   | Timer RD Function Control Register                    | TRDFCR  | 10000000b   |
| 013Bh   | Timer RD Output Master Enable Register 1              | TRDOER1 | FFh         |
| 013Ch   | Timer RD Output Master Enable Register 2              | TRDOER2 | 01111111b   |
| 013Dh   | Timer RD Output Control Register                      | TRDOCR  | 00h         |
| 013Eh   | Timer RD Digital Filter Function Select Register 0    | TRDDF0  | 00h         |
| 013Fh   | Timer RD Digital Filter Function Select Register 1    | TRDDF1  | 00h         |

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 4.9 SFR Information (9) <sup>(1)</sup>**

| Address | Register                 | Symbol | After Reset |
|---------|--------------------------|--------|-------------|
| 2C00h   | DTC Transfer Vector Area |        | XXh         |
| 2C01h   | DTC Transfer Vector Area |        | XXh         |
| 2C02h   | DTC Transfer Vector Area |        | XXh         |
| 2C03h   | DTC Transfer Vector Area |        | XXh         |
| 2C04h   | DTC Transfer Vector Area |        | XXh         |
| 2C05h   | DTC Transfer Vector Area |        | XXh         |
| 2C06h   | DTC Transfer Vector Area |        | XXh         |
| 2C07h   | DTC Transfer Vector Area |        | XXh         |
| 2C08h   | DTC Transfer Vector Area |        | XXh         |
| 2C09h   | DTC Transfer Vector Area |        | XXh         |
| 2C0Ah   | DTC Transfer Vector Area |        | XXh         |
| :       | DTC Transfer Vector Area |        | XXh         |
| :       | DTC Transfer Vector Area |        | XXh         |
| 2C3Ah   | DTC Transfer Vector Area |        | XXh         |
| 2C3Bh   | DTC Transfer Vector Area |        | XXh         |
| 2C3Ch   | DTC Transfer Vector Area |        | XXh         |
| 2C3Dh   | DTC Transfer Vector Area |        | XXh         |
| 2C3Eh   | DTC Transfer Vector Area |        | XXh         |
| 2C3Fh   | DTC Transfer Vector Area |        | XXh         |
| 2C40h   | DTC Control Data 0       | DTCD0  | XXh         |
| 2C41h   |                          |        | XXh         |
| 2C42h   |                          |        | XXh         |
| 2C43h   |                          |        | XXh         |
| 2C44h   |                          |        | XXh         |
| 2C45h   |                          |        | XXh         |
| 2C46h   |                          |        | XXh         |
| 2C47h   |                          |        | XXh         |
| 2C48h   | DTC Control Data 1       | DTCD1  | XXh         |
| 2C49h   |                          |        | XXh         |
| 2C4Ah   |                          |        | XXh         |
| 2C4Bh   |                          |        | XXh         |
| 2C4Ch   |                          |        | XXh         |
| 2C4Dh   |                          |        | XXh         |
| 2C4Eh   |                          |        | XXh         |
| 2C4Fh   |                          |        | XXh         |
| 2C50h   | DTC Control Data 2       | DTCD2  | XXh         |
| 2C51h   |                          |        | XXh         |
| 2C52h   |                          |        | XXh         |
| 2C53h   |                          |        | XXh         |
| 2C54h   |                          |        | XXh         |
| 2C55h   |                          |        | XXh         |
| 2C56h   |                          |        | XXh         |
| 2C57h   |                          |        | XXh         |
| 2C58h   | DTC Control Data 3       | DTCD3  | XXh         |
| 2C59h   |                          |        | XXh         |
| 2C5Ah   |                          |        | XXh         |
| 2C5Bh   |                          |        | XXh         |
| 2C5Ch   |                          |        | XXh         |
| 2C5Dh   |                          |        | XXh         |
| 2C5Eh   |                          |        | XXh         |
| 2C5Fh   |                          |        | XXh         |
| 2C60h   | DTC Control Data 4       | DTCD4  | XXh         |
| 2C61h   |                          |        | XXh         |
| 2C62h   |                          |        | XXh         |
| 2C63h   |                          |        | XXh         |
| 2C64h   |                          |        | XXh         |
| 2C65h   |                          |        | XXh         |
| 2C66h   |                          |        | XXh         |
| 2C67h   |                          |        | XXh         |
| 2C68h   | DTC Control Data 5       | DTCD5  | XXh         |
| 2C69h   |                          |        | XXh         |
| 2C6Ah   |                          |        | XXh         |
| 2C6Bh   |                          |        | XXh         |
| 2C6Ch   |                          |        | XXh         |
| 2C6Dh   |                          |        | XXh         |
| 2C6Eh   |                          |        | XXh         |
| 2C6Fh   |                          |        | XXh         |

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

## 5. Electrical Characteristics

**Table 5.1 Absolute Maximum Ratings**

| Symbol                            | Parameter                     | Condition                       | Rated Value                                      | Unit |
|-----------------------------------|-------------------------------|---------------------------------|--------------------------------------------------|------|
| V <sub>CC</sub> /AV <sub>CC</sub> | Supply voltage                |                                 | −0.3 to 6.5                                      | V    |
| V <sub>I</sub>                    | Input voltage                 |                                 | −0.3 to V <sub>CC</sub> + 0.3                    | V    |
| V <sub>O</sub>                    | Output voltage                |                                 | −0.3 to V <sub>CC</sub> + 0.3                    | V    |
| P <sub>d</sub>                    | Power dissipation             | −40°C ≤ T <sub>opr</sub> ≤ 85°C | 500                                              | mW   |
| T <sub>opr</sub>                  | Operating ambient temperature |                                 | −20 to 85 (N version) /<br>−40 to 85 (D version) | °C   |
| T <sub>stg</sub>                  | Storage temperature           |                                 | −65 to 150                                       | °C   |

**Table 5.3 A/D Converter Characteristics**

| Symbol | Parameter                 |             | Conditions                         |                                        | Standard |      |      | Unit |
|--------|---------------------------|-------------|------------------------------------|----------------------------------------|----------|------|------|------|
|        |                           |             |                                    |                                        | Min.     | Typ. | Max. |      |
| —      | Resolution                |             | Vref = AVCC                        |                                        | —        | —    | 10   | Bit  |
| —      | Absolute accuracy         | 10-bit mode | Vref = AVCC = 5.0 V                | AN0 to AN7 input,<br>AN8 to AN11 input | —        | —    | ±3   | LSB  |
|        |                           |             | Vref = AVCC = 3.3 V                | AN0 to AN7 input,<br>AN8 to AN11 input | —        | —    | ±5   | LSB  |
|        |                           |             | Vref = AVCC = 3.0 V                | AN0 to AN7 input,<br>AN8 to AN11 input | —        | —    | ±5   | LSB  |
|        |                           |             | Vref = AVCC = 2.2 V                | AN0 to AN7 input,<br>AN8 to AN11 input | —        | —    | ±5   | LSB  |
|        |                           | 8-bit mode  | Vref = AVCC = 5.0 V                | AN0 to AN7 input,<br>AN8 to AN11 input | —        | —    | ±2   | LSB  |
|        |                           |             | Vref = AVCC = 3.3 V                | AN0 to AN7 input,<br>AN8 to AN11 input | —        | —    | ±2   | LSB  |
|        |                           |             | Vref = AVCC = 3.0 V                | AN0 to AN7 input,<br>AN8 to AN11 input | —        | —    | ±2   | LSB  |
|        |                           |             | Vref = AVCC = 2.2 V                | AN0 to AN7 input,<br>AN8 to AN11 input | —        | —    | ±2   | LSB  |
| φAD    | A/D conversion clock      |             | 4.0 V ≤ Vref = AVCC ≤ 5.5 V (2)    |                                        | 2        | —    | 20   | MHz  |
|        |                           |             | 3.2 V ≤ Vref = AVCC ≤ 5.5 V (2)    |                                        | 2        | —    | 16   | MHz  |
|        |                           |             | 2.7 V ≤ Vref = AVCC ≤ 5.5 V (2)    |                                        | 2        | —    | 10   | MHz  |
|        |                           |             | 2.2 V ≤ Vref = AVCC ≤ 5.5 V (2)    |                                        | 2        | —    | 5    | MHz  |
| —      | Tolerance level impedance |             |                                    |                                        | —        | 3    | —    | kΩ   |
| tCONV  | Conversion time           | 10-bit mode | Vref = AVCC = 5.0 V, φAD = 20 MHz  |                                        | 2.2      | —    | —    | μs   |
|        |                           | 8-bit mode  | Vref = AVCC = 5.0 V, φAD = 20 MHz  |                                        | 2.2      | —    | —    | μs   |
| tsAMP  | Sampling time             |             | φAD = 20 MHz                       |                                        | 0.8      | —    | —    | μs   |
| Ivref  | Vref current              |             | Vcc = 5 V, XIN = f1 = φAD = 20 MHz |                                        | —        | 45   | —    | μA   |
| Vref   | Reference voltage         |             |                                    |                                        | 2.2      | —    | AVCC | V    |
| VIA    | Analog input voltage (3)  |             |                                    |                                        | 0        | —    | Vref | V    |
| OCVREF | On-chip reference voltage |             | 2 MHz ≤ φAD ≤ 4 MHz                |                                        | 1.19     | 1.34 | 1.49 | V    |

## Notes:

- $V_{CC}/AV_{CC} = V_{ref} = 2.2$  to  $5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$  and  $T_{opr} = -20$  to  $85^\circ\text{C}$  (N version) /  $-40$  to  $85^\circ\text{C}$  (D version), unless otherwise specified.
- The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
- When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

**Table 5.4 D/A Converter Characteristics**

| Symbol     | Parameter                     | Condition | Standard |      |      | Unit      |
|------------|-------------------------------|-----------|----------|------|------|-----------|
|            |                               |           | Min.     | Typ. | Max. |           |
| —          | Resolution                    |           | —        | —    | 8    | Bit       |
| —          | Absolute accuracy             |           | —        | —    | 2.5  | LSB       |
| $t_{su}$   | Setup time                    |           | —        | —    | 3    | $\mu s$   |
| $R_o$      | Output resistor               |           | —        | 6    | —    | $k\Omega$ |
| $I_{vref}$ | Reference power input current | (Note 2)  | —        | —    | 1.5  | mA        |

Notes:

1.  $V_{CC}/AV_{CC} = V_{ref} = 2.7$  to  $5.5$  V and  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) /  $-40$  to  $85^{\circ}C$  (D version), unless otherwise specified.
2. This applies when one D/A converter is used and the value of the  $DA_i$  register ( $i = 0$  or  $1$ ) for the unused D/A converter is  $00h$ . The resistor ladder of the A/D converter is not included.

**Table 5.5 Comparator B Electrical Characteristics**

| Symbol    | Parameter                                   | Condition                  | Standard |      |                | Unit    |
|-----------|---------------------------------------------|----------------------------|----------|------|----------------|---------|
|           |                                             |                            | Min.     | Typ. | Max.           |         |
| $V_{ref}$ | $IVREF1$ , $IVREF3$ input reference voltage |                            | 0        | —    | $V_{CC} - 1.4$ | V       |
| $V_i$     | $IVCMP1$ , $IVCMP3$ input voltage           |                            | $-0.3$   | —    | $V_{CC} + 0.3$ | V       |
| —         | Offset                                      |                            | —        | 5    | 100            | mV      |
| $t_d$     | Comparator output delay time <sup>(2)</sup> | $V_i = V_{ref} \pm 100$ mV | —        | 0.1  | —              | $\mu s$ |
| $I_{CMP}$ | Comparator operating current                | $V_{CC} = 5.0$ V           | —        | 17.5 | —              | $\mu A$ |

Notes:

1.  $V_{CC} = 2.7$  to  $5.5$  V,  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) /  $-40$  to  $85^{\circ}C$  (D version), unless otherwise specified.
2. When the digital filter is disabled.

**Table 5.6 Flash Memory (Program ROM) Electrical Characteristics**

| Symbol                        | Parameter                                                              | Conditions                 | Standard             |      |                           | Unit  |
|-------------------------------|------------------------------------------------------------------------|----------------------------|----------------------|------|---------------------------|-------|
|                               |                                                                        |                            | Min.                 | Typ. | Max.                      |       |
| —                             | Program/erase endurance <sup>(2)</sup>                                 |                            | 1,000 <sup>(3)</sup> | —    | —                         | times |
| —                             | Byte program time                                                      |                            | —                    | 80   | 500                       | μs    |
| —                             | Block erase time                                                       |                            | —                    | 0.3  | —                         | s     |
| t <sub>d</sub> (SR-SUS)       | Time delay from suspend request until suspend                          |                            | —                    | —    | 5+CPU clock<br>× 3 cycles | ms    |
| —                             | Interval from erase start/restart until following suspend request      |                            | 0                    | —    | —                         | μs    |
| —                             | Time from suspend until erase restart                                  |                            | —                    | —    | 30+CPU clock<br>× 1 cycle | μs    |
| t <sub>d</sub> (CMDRST-READY) | Time from when command is forcibly terminated until reading is enabled |                            | —                    | —    | 30+CPU clock<br>× 1 cycle | μs    |
| —                             | Program, erase voltage                                                 |                            | 2.7                  | —    | 5.5                       | V     |
| —                             | Read voltage                                                           |                            | 1.8                  | —    | 5.5                       | V     |
| —                             | Program, erase temperature                                             |                            | 0                    | —    | 60                        | °C    |
| —                             | Data hold time <sup>(7)</sup>                                          | Ambient temperature = 55°C | 20                   | —    | —                         | year  |

## Notes:

1. V<sub>CC</sub> = 2.7 to 5.5 V and T<sub>opr</sub> = 0 to 60°C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

7. The data hold time includes time that the power supply is off or the clock is not supplied.

**Table 5.10 Voltage Detection 2 Circuit Electrical Characteristics**

| Symbol  | Parameter                                                                    | Condition                                           | Standard |      |      | Unit |
|---------|------------------------------------------------------------------------------|-----------------------------------------------------|----------|------|------|------|
|         |                                                                              |                                                     | Min.     | Typ. | Max. |      |
| Vdet2   | Voltage detection level Vdet2_0                                              | At the falling of Vcc                               | 3.70     | 4.00 | 4.30 | V    |
| —       | Hysteresis width at the rising of Vcc in voltage detection 2 circuit         |                                                     | —        | 0.10 | —    | V    |
| —       | Voltage detection 2 circuit response time <sup>(2)</sup>                     | At the falling of Vcc from 5 V to (Vdet2_0 – 0.1) V | —        | 20   | 150  | μs   |
| —       | Voltage detection circuit self power consumption                             | VCA27 = 1, Vcc = 5.0 V                              | —        | 1.7  | —    | μA   |
| td(E-A) | Waiting time until voltage detection circuit operation starts <sup>(3)</sup> |                                                     | —        | —    | 100  | μs   |

Notes:


1. The measurement condition is Vcc = 1.8 V to 5.5 V and T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version).
2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.


**Table 5.11 Power-on Reset Circuit (2)**

| Symbol | Parameter                        | Condition | Standard |      |        | Unit    |
|--------|----------------------------------|-----------|----------|------|--------|---------|
|        |                                  |           | Min.     | Typ. | Max.   |         |
| trth   | External power Vcc rise gradient | (1)       | 0        | —    | 50,000 | mV/msec |


Notes:

1. The measurement condition is T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.
2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.


**Figure 5.3 Power-on Reset Circuit Electrical Characteristics**



**Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)**



**Figure 5.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)**



**Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)**

**Table 5.24 Electrical Characteristics (4) [ $2.7\text{ V} \leq V_{CC} < 3.3\text{ V}$ ]**  
**( $T_{opr} = -20\text{ to }85^{\circ}\text{C}$  (N version) /  $-40\text{ to }85^{\circ}\text{C}$  (D version), unless otherwise specified.)**

| Symbol          | Parameter                                                                                                                                | Condition                          | Standard |      |      | Unit |
|-----------------|------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|----------|------|------|------|
|                 |                                                                                                                                          |                                    | Min.     | Typ. | Max. |      |
| I <sub>CC</sub> | Power supply current ( $V_{CC} = 2.7\text{ to }3.3\text{ V}$ )<br>Single-chip mode, output pins are open, other pins are V <sub>SS</sub> | High-speed clock mode              | –        | 3.5  | 10   | mA   |
|                 |                                                                                                                                          |                                    |          |      |      |      |
|                 |                                                                                                                                          |                                    | –        | 1.5  | 7.5  | mA   |
|                 |                                                                                                                                          |                                    |          |      |      |      |
|                 |                                                                                                                                          | High-speed on-chip oscillator mode | –        | 7.0  | 15   | mA   |
|                 |                                                                                                                                          |                                    |          |      |      |      |
|                 |                                                                                                                                          |                                    | –        | 3.0  | –    | mA   |
|                 |                                                                                                                                          |                                    |          |      |      |      |
|                 |                                                                                                                                          |                                    | –        | 4.0  | –    | mA   |
|                 |                                                                                                                                          |                                    |          |      |      |      |
|                 |                                                                                                                                          |                                    | –        | 1.5  | –    | mA   |
|                 |                                                                                                                                          |                                    |          |      |      |      |
|                 |                                                                                                                                          |                                    | –        | 1    | –    | mA   |
|                 |                                                                                                                                          |                                    |          |      |      |      |
|                 |                                                                                                                                          | Low-speed on-chip oscillator mode  | –        | 90   | 390  | μA   |
|                 |                                                                                                                                          | Low-speed clock mode               | –        | 80   | 400  | μA   |
|                 |                                                                                                                                          |                                    |          |      |      |      |
|                 |                                                                                                                                          |                                    |          |      |      |      |
|                 |                                                                                                                                          | Wait mode                          | –        | 15   | 90   | μA   |
|                 |                                                                                                                                          |                                    |          |      |      |      |
|                 |                                                                                                                                          |                                    |          |      |      |      |
|                 |                                                                                                                                          | Stop mode                          | –        | 2.0  | 5.0  | μA   |
|                 |                                                                                                                                          |                                    |          |      |      |      |
|                 |                                                                                                                                          |                                    |          |      |      |      |

Notes:

- Value when the program ROM capacity of the product is 16 Kbytes to 32 Kbytes.
- Value when the program ROM capacity of the product is 48 Kbytes to 128 Kbytes.

**Table 5.29 Electrical Characteristics (5) [ $1.8\text{ V} \leq V_{CC} < 2.7\text{ V}$ ]**


| Symbol                           | Parameter           |                                                                                                                                                                                                                                                                                                | Condition                                       |                                | Standard              |      |                 | Unit       |
|----------------------------------|---------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------|--------------------------------|-----------------------|------|-----------------|------------|
|                                  |                     |                                                                                                                                                                                                                                                                                                |                                                 |                                | Min.                  | Typ. | Max.            |            |
| V <sub>OH</sub>                  | Output "H" voltage  | Other than XOUT                                                                                                                                                                                                                                                                                | Drive capacity High                             | I <sub>OH</sub> = -2 mA        | V <sub>CC</sub> - 0.5 | —    | V <sub>CC</sub> | V          |
|                                  |                     |                                                                                                                                                                                                                                                                                                | Drive capacity Low                              | I <sub>OH</sub> = -1 mA        | V <sub>CC</sub> - 0.5 | —    | V <sub>CC</sub> | V          |
|                                  |                     | XOUT                                                                                                                                                                                                                                                                                           |                                                 | I <sub>OH</sub> = -200 $\mu$ A | 1.0                   | —    | V <sub>CC</sub> | V          |
| V <sub>OL</sub>                  | Output "L" voltage  | Other than XOUT                                                                                                                                                                                                                                                                                | Drive capacity High                             | I <sub>OL</sub> = 2 mA         | —                     | —    | 0.5             | V          |
|                                  |                     |                                                                                                                                                                                                                                                                                                | Drive capacity Low                              | I <sub>OL</sub> = 1 mA         | —                     | —    | 0.5             | V          |
|                                  |                     | XOUT                                                                                                                                                                                                                                                                                           |                                                 | I <sub>OL</sub> = 200 $\mu$ A  | —                     | —    | 0.5             | V          |
| V <sub>T+</sub> -V <sub>T-</sub> | Hysteresis          | INT0, INT1, INT2,<br>INT3, INT4,<br>KI0, KI1, KI2, KI3,<br>TRAIO, TRBO,<br>TRCIOA, TRCIOB,<br>TRCIOC, TRCIOD,<br>TRDIOA0, TRDIOB0,<br>TRDIOC0, TRDIOD0,<br>TRDIOA1, TRDIOB1,<br>TRDIOC1, TRDIOD1,<br>TRCTRG, TRCCLK,<br>ADTRG,<br>RXD0, RXD1, RXD2,<br>CLK0, CLK1, CLK2,<br>SSI, SCL, SDA, SSO |                                                 |                                | 0.05                  | 0.2  | —               | V          |
|                                  |                     | RESET                                                                                                                                                                                                                                                                                          |                                                 |                                | 0.05                  | 0.20 | —               | V          |
| I <sub>IH</sub>                  | Input "H" current   |                                                                                                                                                                                                                                                                                                | V <sub>I</sub> = 2.2 V, V <sub>CC</sub> = 2.2 V |                                | —                     | —    | 4.0             | $\mu$ A    |
| I <sub>IL</sub>                  | Input "L" current   |                                                                                                                                                                                                                                                                                                | V <sub>I</sub> = 0 V, V <sub>CC</sub> = 2.2 V   |                                | —                     | —    | -4.0            | $\mu$ A    |
| R <sub>PULLUP</sub>              | Pull-up resistance  |                                                                                                                                                                                                                                                                                                | V <sub>I</sub> = 0 V, V <sub>CC</sub> = 2.2 V   |                                | 70                    | 140  | 300             | k $\Omega$ |
| R <sub>FXIN</sub>                | Feedback resistance | XIN                                                                                                                                                                                                                                                                                            |                                                 |                                | —                     | 0.3  | —               | M $\Omega$ |
| R <sub>FXCIN</sub>               | Feedback resistance | XCIN                                                                                                                                                                                                                                                                                           |                                                 |                                | —                     | 8    | —               | M $\Omega$ |
| V <sub>RAM</sub>                 | RAM hold voltage    |                                                                                                                                                                                                                                                                                                | During stop mode                                |                                | 1.8                   | —    | —               | V          |

Note:


1.  $1.8\text{ V} \leq V_{CC} < 2.7\text{ V}$  and T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.

**Timing Requirements****(Unless Otherwise Specified:  $V_{CC} = 2.2\text{ V}$ ,  $V_{SS} = 0\text{ V}$  at  $T_{opr} = 25^\circ\text{C}$ )****Table 5.31 External Clock Input (XOUT, XCIN)**

| Symbol         | Parameter             | Standard |      | Unit          |
|----------------|-----------------------|----------|------|---------------|
|                |                       | Min.     | Max. |               |
| $t_{c(XOUT)}$  | XOUT input cycle time | 200      | –    | ns            |
| $t_{WH(XOUT)}$ | XOUT input “H” width  | 90       | –    | ns            |
| $t_{WL(XOUT)}$ | XOUT input “L” width  | 90       | –    | ns            |
| $t_{c(XCIN)}$  | XCIN input cycle time | 14       | –    | $\mu\text{s}$ |
| $t_{WH(XCIN)}$ | XCIN input “H” width  | 7        | –    | $\mu\text{s}$ |
| $t_{WL(XCIN)}$ | XCIN input “L” width  | 7        | –    | $\mu\text{s}$ |


**Figure 5.16 External Clock Input Timing Diagram when  $V_{CC} = 2.2\text{ V}$** **Table 5.32 TRAIO Input**

| Symbol          | Parameter              | Standard |      | Unit |
|-----------------|------------------------|----------|------|------|
|                 |                        | Min.     | Max. |      |
| $t_{c(TRAIO)}$  | TRAIO input cycle time | 500      | –    | ns   |
| $t_{WH(TRAIO)}$ | TRAIO input “H” width  | 200      | –    | ns   |
| $t_{WL(TRAIO)}$ | TRAIO input “L” width  | 200      | –    | ns   |

**Figure 5.17 TRAIO Input Timing Diagram when  $V_{CC} = 2.2\text{ V}$**

**Table 5.33 Serial Interface**


| Symbol        | Parameter              | Standard |      | Unit |
|---------------|------------------------|----------|------|------|
|               |                        | Min.     | Max. |      |
| $t_{c(CK)}$   | CLKi input cycle time  | 800      | —    | ns   |
| $t_{w(CKH)}$  | CLKi input "H" width   | 400      | —    | ns   |
| $t_{w(CKL)}$  | CLKi input "L" width   | 400      | —    | ns   |
| $t_{d(C-Q)}$  | TXDi output delay time | —        | 200  | ns   |
| $t_{h(C-Q)}$  | TXDi hold time         | 0        | —    | ns   |
| $t_{su(D-C)}$ | RXDi input setup time  | 150      | —    | ns   |
| $t_{h(C-D)}$  | RXDi input hold time   | 90       | —    | ns   |

 $i = 0 \text{ to } 2$ **Figure 5.18 Serial Interface Timing Diagram when  $V_{CC} = 2.2 \text{ V}$** **Table 5.34 External Interrupt  $\overline{INTi}$  ( $i = 0 \text{ to } 4$ ) Input, Key Input Interrupt  $\overline{Kli}$  ( $i = 0 \text{ to } 3$ )**

| Symbol       | Parameter                                                           | Standard |      | Unit |
|--------------|---------------------------------------------------------------------|----------|------|------|
|              |                                                                     | Min.     | Max. |      |
| $t_{w(INH)}$ | $\overline{INTi}$ input "H" width, $\overline{Kli}$ input "H" width | 1000 (1) | —    | ns   |
| $t_{w(INL)}$ | $\overline{INTi}$ input "L" width, $\overline{Kli}$ input "L" width | 1000 (2) | —    | ns   |

Notes:

1. When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use an  $\overline{INTi}$  input HIGH width of either (1/digital filter clock frequency  $\times 3$ ) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use an  $\overline{INTi}$  input LOW width of either (1/digital filter clock frequency  $\times 3$ ) or the minimum value of standard, whichever is greater.

**Figure 5.19 Input Timing Diagram for External Interrupt  $\overline{INTi}$  and Key Input Interrupt  $\overline{Kli}$  when  $V_{CC} = 2.2 \text{ V}$**

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Electronics website.

