



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | R8C   |
| Core Size                  | 16-Bit  |
| Speed                      | 20MHz   |
| Connectivity               | I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART  |
| Peripherals                | POR, PWM, Voltage Detect, WDT   |
| Number of I/O              | 47  |
| Program Memory Size        | 48KB (48K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 4K x 8  |
| RAM Size                   | 4K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V   |
| Data Converters            | A/D 12x10b; D/A 2x8b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -20°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 52-LQFP   |
| Supplier Device Package    | 52-LQFP (10x10)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21357cnfp-30">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21357cnfp-30</a> |

**Table 1.2 Specifications for R8C/35C Group (2)**

| Item  | Function     | Specification  |
|---|--------------|--|
| Serial Interface                            | UART0, UART1 | Clock synchronous serial I/O/UART × 2 channel  |
|   | UART2        | Clock synchronous serial I/O/UART, I <sup>2</sup> C mode (I <sup>2</sup> C-bus), multiprocessor communication function   |
| Synchronous Serial Communication Unit (SSU) |              | 1 (shared with I <sup>2</sup> C-bus)   |
| I <sup>2</sup> C bus                        |              | 1 (shared with SSU)  |
| LIN Module                                  |              | Hardware LIN: 1 (timer RA, UART0)  |
| A/D Converter                               |              | 10-bit resolution × 12 channels, includes sample and hold function, with sweep mode  |
| D/A Converter                               |              | 8-bit resolution × 2 circuits  |
| Comparator B                                |              | 2 circuits   |
| Flash Memory                                |              | <ul style="list-style-type: none"> <li>• Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> <li>• Programming and erasure endurance: 10,000 times (data flash)<br/>1,000 times (program ROM)</li> <li>• Program security: ROM code protect, ID code check</li> <li>• Debug functions: On-chip debug, on-board flash rewrite function</li> <li>• Background operation (BGO) function</li> </ul> |
| Operating Frequency/Supply Voltage          |              | f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)<br>f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)  |
| Current consumption                         |              | Typ. 6.5 mA (VCC = 5.0 V, f(XIN) = 20 MHz)<br>Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz)<br>Typ. 3.5 μA (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz))<br>Typ. 2.0 μA (VCC = 3.0 V, stop mode)  |
| Operating Ambient Temperature               |              | -20 to 85°C (N version)<br>-40 to 85°C (D version) <sup>(1)</sup>  |
| Package                                     |              | 52-pin LQFP<br>Package code: PLQP0052JA-A (previous code: 52P6A-A)   |

Note:

1. Specify the D version if D version functions are to be used.

## 1.5 Pin Functions

Tables 1.6 and 1.7 list Pin Functions.

**Table 1.6 Pin Functions (1)**

| Item                                    | Pin Name   | I/O Type | Description  |
|---|--|----------|--|
| Power supply input                      | VCC, VSS   | –        | Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.   |
| Analog power supply input               | AVCC, AVSS   | –        | Power supply for the A/D converter.<br>Connect a capacitor between AVCC and AVSS.  |
| Reset input                             | $\overline{\text{RESET}}$  | I        | Input “L” on this pin resets the MCU.  |
| MODE                                    | MODE   | I        | Connect this pin to VCC via a resistor.  |
| XIN clock input                         | XIN  | I        | These pins are provided for XIN clock generation circuit I/O.<br>Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins <sup>(1)</sup> . To use an external clock, input it to the XOUT pin and leave the XIN pin open. |
| XIN clock output                        | XOUT   | I/O      |  |
| XCIN clock input                        | XCIN   | I        | These pins are provided for XCIN clock generation circuit I/O.<br>Connect a crystal oscillator between the XCIN and XCOU pins <sup>(1)</sup> . To use an external clock, input it to the XCIN pin and leave the XCOU pin open.                     |
| XCIN clock output                       | XCOU   | O        |  |
| $\overline{\text{INT}}$ interrupt input | $\overline{\text{INT0}}$ to $\overline{\text{INT4}}$                   | I        | $\overline{\text{INT}}$ interrupt input pins.<br>$\overline{\text{INT0}}$ is timer RB, RC and RD input pin.  |
| Key input interrupt                     | $\overline{\text{KI0}}$ to $\overline{\text{KI3}}$                     | I        | Key input interrupt input pins   |
| Timer RA                                | TRAIO  | I/O      | Timer RA I/O pin   |
|   | TRA0   | O        | Timer RA output pin  |
| Timer RB                                | TRBO   | O        | Timer RB output pin  |
| Timer RC                                | TRCLK  | I        | External clock input pin   |
|   | TRCTR  | I        | External trigger input pin   |
|   | TRCIOA, TRCIOB, TRCIOC, TRCIOD   | I/O      | Timer RC I/O pins  |
| Timer RD                                | TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1 | I/O      | Timer RD I/O pins  |
|   | TRDCLK   | I        | External clock input pin   |
| Timer RE                                | TREO   | O        | Divided clock output pin   |
| Serial interface                        | CLK0, CLK1, CLK2   | I/O      | Transfer clock I/O pins  |
|   | RXD0, RXD1, RXD2   | I        | Serial data input pins   |
|   | TXD0, TXD1, TXD2   | O        | Serial data output pins  |
|   | $\overline{\text{CTS2}}$   | I        | Transmission control input pin   |
|   | $\overline{\text{RTS2}}$   | O        | Reception control output pin   |
|   | SCL2   | I/O      | I <sup>2</sup> C mode clock I/O pin  |
|   | SDA2   | I/O      | I <sup>2</sup> C mode data I/O pin   |
| I <sup>2</sup> C bus                    | SCL  | I/O      | Clock I/O pin  |
|   | SDA  | I/O      | Data I/O pin   |
| SSU                                     | SSI  | I/O      | Data I/O pin   |
|   | $\overline{\text{SCS}}$  | I/O      | Chip-select signal I/O pin   |
|   | SSCK   | I/O      | Clock I/O pin  |
|   | SSO  | I/O      | Data I/O pin   |

I: Input      O: Output      I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.

## 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

## 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

## 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

## 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

## 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

## 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

## 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

### 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

### 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

### 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

## 4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers and Table 4.13 lists the ID Code Areas and Option Function Select Area.

**Table 4.1 SFR Information (1) (1)**

| Address | Register   | Symbol   | After Reset                    |
|---------|--|----------|--------------------------------|
| 0000h   |  |          |                                |
| 0001h   |  |          |                                |
| 0002h   |  |          |                                |
| 0003h   |  |          |                                |
| 0004h   | Processor Mode Register 0                        | PM0      | 00h                            |
| 0005h   | Processor Mode Register 1                        | PM1      | 00h                            |
| 0006h   | System Clock Control Register 0                  | CM0      | 00101000b                      |
| 0007h   | System Clock Control Register 1                  | CM1      | 00100000b                      |
| 0008h   | Module Standby Control Register                  | MSTCR    | 00h                            |
| 0009h   | System Clock Control Register 3                  | CM3      | 00h                            |
| 000Ah   | Protect Register                                 | PRCR     | 00h                            |
| 000Bh   | Reset Source Determination Register              | RSTFR    | 0XXXXXXb (2)                   |
| 000Ch   | Oscillation Stop Detection Register              | OCD      | 00000100b                      |
| 000Dh   | Watchdog Timer Reset Register                    | WDTR     | XXh                            |
| 000Eh   | Watchdog Timer Start Register                    | WDTS     | XXh                            |
| 000Fh   | Watchdog Timer Control Register                  | WDTC     | 00111111b                      |
| 0010h   |  |          |                                |
| 0011h   |  |          |                                |
| 0012h   |  |          |                                |
| 0013h   |  |          |                                |
| 0014h   |  |          |                                |
| 0015h   | High-Speed On-Chip Oscillator Control Register 7 | FRA7     | When shipping                  |
| 0016h   |  |          |                                |
| 0017h   |  |          |                                |
| 0018h   |  |          |                                |
| 0019h   |  |          |                                |
| 001Ah   |  |          |                                |
| 001Bh   |  |          |                                |
| 001Ch   | Count Source Protection Mode Register            | CSPR     | 00h<br>10000000b (3)           |
| 001Dh   |  |          |                                |
| 001Eh   |  |          |                                |
| 001Fh   |  |          |                                |
| 0020h   |  |          |                                |
| 0021h   |  |          |                                |
| 0022h   |  |          |                                |
| 0023h   | High-Speed On-Chip Oscillator Control Register 0 | FRA0     | 00h                            |
| 0024h   | High-Speed On-Chip Oscillator Control Register 1 | FRA1     | When shipping                  |
| 0025h   | High-Speed On-Chip Oscillator Control Register 2 | FRA2     | 00h                            |
| 0026h   | On-Chip Reference Voltage Control Register       | OCVREFCR | 00h                            |
| 0027h   |  |          |                                |
| 0028h   | Clock Prescaler Reset Flag                       | CPSRF    | 00h                            |
| 0029h   | High-Speed On-Chip Oscillator Control Register 4 | FRA4     | When Shipping                  |
| 002Ah   | High-Speed On-Chip Oscillator Control Register 5 | FRA5     | When Shipping                  |
| 002Bh   | High-Speed On-Chip Oscillator Control Register 6 | FRA6     | When Shipping                  |
| 002Ch   |  |          |                                |
| 002Dh   |  |          |                                |
| 002Eh   |  |          |                                |
| 002Fh   | High-Speed On-Chip Oscillator Control Register 3 | FRA3     | When shipping                  |
| 0030h   | Voltage Monitor Circuit Control Register         | CMPA     | 00h                            |
| 0031h   | Voltage Monitor Circuit Edge Select Register     | VCAC     | 00h                            |
| 0032h   |  |          |                                |
| 0033h   | Voltage Detect Register 1                        | VCA1     | 00001000b                      |
| 0034h   | Voltage Detect Register 2                        | VCA2     | 00h (4)<br>00100000b (5)       |
| 0035h   |  |          |                                |
| 0036h   | Voltage Detection 1 Level Select Register        | VD1LS    | 00000111b                      |
| 0037h   |  |          |                                |
| 0038h   | Voltage Monitor 0 Circuit Control Register       | VW0C     | 1100X010b (4)<br>1100X011b (5) |
| 0039h   | Voltage Monitor 1 Circuit Control Register       | VW1C     | 10001010b                      |

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit.
3. The CSPROINI bit in the OFS register is set to 0.
4. The LVDAS bit in the OFS register is set to 1.
5. The LVDAS bit in the OFS register is set to 0.

**Table 4.9 SFR Information (9) (1)**

| Address | Register                 | Symbol | After Reset |
|---------|--------------------------|--------|-------------|
| 2C00h   | DTC Transfer Vector Area |        | XXh         |
| 2C01h   | DTC Transfer Vector Area |        | XXh         |
| 2C02h   | DTC Transfer Vector Area |        | XXh         |
| 2C03h   | DTC Transfer Vector Area |        | XXh         |
| 2C04h   | DTC Transfer Vector Area |        | XXh         |
| 2C05h   | DTC Transfer Vector Area |        | XXh         |
| 2C06h   | DTC Transfer Vector Area |        | XXh         |
| 2C07h   | DTC Transfer Vector Area |        | XXh         |
| 2C08h   | DTC Transfer Vector Area |        | XXh         |
| 2C09h   | DTC Transfer Vector Area |        | XXh         |
| 2C0Ah   | DTC Transfer Vector Area |        | XXh         |
| :       | DTC Transfer Vector Area |        | XXh         |
| :       | DTC Transfer Vector Area |        | XXh         |
| 2C3Ah   | DTC Transfer Vector Area |        | XXh         |
| 2C3Bh   | DTC Transfer Vector Area |        | XXh         |
| 2C3Ch   | DTC Transfer Vector Area |        | XXh         |
| 2C3Dh   | DTC Transfer Vector Area |        | XXh         |
| 2C3Eh   | DTC Transfer Vector Area |        | XXh         |
| 2C3Fh   | DTC Transfer Vector Area |        | XXh         |
| 2C40h   | DTC Control Data 0       | DTCD0  | XXh         |
| 2C41h   |                          |        | XXh         |
| 2C42h   |                          |        | XXh         |
| 2C43h   |                          |        | XXh         |
| 2C44h   |                          |        | XXh         |
| 2C45h   |                          |        | XXh         |
| 2C46h   |                          |        | XXh         |
| 2C47h   |                          |        | XXh         |
| 2C48h   | DTC Control Data 1       | DTCD1  | XXh         |
| 2C49h   |                          |        | XXh         |
| 2C4Ah   |                          |        | XXh         |
| 2C4Bh   |                          |        | XXh         |
| 2C4Ch   |                          |        | XXh         |
| 2C4Dh   |                          |        | XXh         |
| 2C4Eh   |                          |        | XXh         |
| 2C4Fh   |                          |        | XXh         |
| 2C50h   | DTC Control Data 2       | DTCD2  | XXh         |
| 2C51h   |                          |        | XXh         |
| 2C52h   |                          |        | XXh         |
| 2C53h   |                          |        | XXh         |
| 2C54h   |                          |        | XXh         |
| 2C55h   |                          |        | XXh         |
| 2C56h   |                          |        | XXh         |
| 2C57h   |                          |        | XXh         |
| 2C58h   | DTC Control Data 3       | DTCD3  | XXh         |
| 2C59h   |                          |        | XXh         |
| 2C5Ah   |                          |        | XXh         |
| 2C5Bh   |                          |        | XXh         |
| 2C5Ch   |                          |        | XXh         |
| 2C5Dh   |                          |        | XXh         |
| 2C5Eh   |                          |        | XXh         |
| 2C5Fh   |                          |        | XXh         |
| 2C60h   | DTC Control Data 4       | DTCD4  | XXh         |
| 2C61h   |                          |        | XXh         |
| 2C62h   |                          |        | XXh         |
| 2C63h   |                          |        | XXh         |
| 2C64h   |                          |        | XXh         |
| 2C65h   |                          |        | XXh         |
| 2C66h   |                          |        | XXh         |
| 2C67h   |                          |        | XXh         |
| 2C68h   | DTC Control Data 5       | DTCD5  | XXh         |
| 2C69h   |                          |        | XXh         |
| 2C6Ah   |                          |        | XXh         |
| 2C6Bh   |                          |        | XXh         |
| 2C6Ch   |                          |        | XXh         |
| 2C6Dh   |                          |        | XXh         |
| 2C6Eh   |                          |        | XXh         |
| 2C6Fh   |                          |        | XXh         |

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 5.2 Recommended Operating Conditions**

| Symbol    | Parameter  |                           |   | Conditions                       | Standard            |          |          | Unit    |   |
|-----------|--|---------------------------|---|----------------------------------|---------------------|----------|----------|---------|---|
|           |  |                           |   |                                  | Min.                | Typ.     | Max.     |         |   |
| Vcc/AVcc  | Supply voltage   |                           |   |                                  | 1.8                 | –        | 5.5      | V       |   |
| Vss/AVss  | Supply voltage   |                           |   |                                  | –                   | 0        | –        | V       |   |
| VIH       | Input “H” voltage  | Other than CMOS input     |   |                                  |                     | 0.8 Vcc  | –        | Vcc     | V |
|           |  | CMOS input                | Input level switching function (I/O port) | Input level selection : 0.35 Vcc | 4.0 V ≤ Vcc ≤ 5.5 V | 0.5 Vcc  | –        | Vcc     | V |
|           |  |                           |   |                                  | 2.7 V ≤ Vcc < 4.0 V | 0.55 Vcc | –        | Vcc     | V |
|           |  |                           |   |                                  | 1.8 V ≤ Vcc < 2.7 V | 0.65 Vcc | –        | Vcc     | V |
|           |  |                           | Input level selection : 0.5 Vcc           | 4.0 V ≤ Vcc ≤ 5.5 V              | 0.65 Vcc            | –        | Vcc      | V       |   |
|           |  |                           |   | 2.7 V ≤ Vcc < 4.0 V              | 0.7 Vcc             | –        | Vcc      | V       |   |
|           |  |                           |   | 1.8 V ≤ Vcc < 2.7 V              | 0.8 Vcc             | –        | Vcc      | V       |   |
|           |  |                           | Input level selection : 0.7 Vcc           | 4.0 V ≤ Vcc ≤ 5.5 V              | 0.85 Vcc            | –        | Vcc      | V       |   |
|           |  |                           |   | 2.7 V ≤ Vcc < 4.0 V              | 0.85 Vcc            | –        | Vcc      | V       |   |
|           |  |                           |   | 1.8 V ≤ Vcc < 2.7 V              | 0.85 Vcc            | –        | Vcc      | V       |   |
|           | External clock input (XOUT)                                |                           |   |                                  | 1.2                 | –        | Vcc      | V       |   |
| VIL       | Input “L” voltage  | Other than CMOS input     |   |                                  |                     | 0        | –        | 0.2 Vcc | V |
|           |  | CMOS input                | Input level switching function (I/O port) | Input level selection : 0.35 Vcc | 4.0 V ≤ Vcc ≤ 5.5 V | 0        | –        | 0.2 Vcc | V |
|           |  |                           |   |                                  | 2.7 V ≤ Vcc < 4.0 V | 0        | –        | 0.2 Vcc | V |
|           |  |                           |   |                                  | 1.8 V ≤ Vcc < 2.7 V | 0        | –        | 0.2 Vcc | V |
|           |  |                           | Input level selection : 0.5 Vcc           | 4.0 V ≤ Vcc ≤ 5.5 V              | 0                   | –        | 0.4 Vcc  | V       |   |
|           |  |                           |   | 2.7 V ≤ Vcc < 4.0 V              | 0                   | –        | 0.3 Vcc  | V       |   |
|           |  |                           |   | 1.8 V ≤ Vcc < 2.7 V              | 0                   | –        | 0.2 Vcc  | V       |   |
|           |  |                           | Input level selection : 0.7 Vcc           | 4.0 V ≤ Vcc ≤ 5.5 V              | 0                   | –        | 0.55 Vcc | V       |   |
|           |  |                           |   | 2.7 V ≤ Vcc < 4.0 V              | 0                   | –        | 0.45 Vcc | V       |   |
|           |  |                           |   | 1.8 V ≤ Vcc < 2.7 V              | 0                   | –        | 0.35 Vcc | V       |   |
|           | External clock input (XOUT)                                |                           |   |                                  | 0                   | –        | 0.4      | V       |   |
| IOH(sum)  | Peak sum output “H” current                                | Sum of all pins IOH(peak) |   | –                                | –                   | –160     | mA       |         |   |
| IOH(sum)  | Average sum output “H” current                             | Sum of all pins IOH(avg)  |   | –                                | –                   | –80      | mA       |         |   |
| IOH(peak) | Peak output “H” current                                    | Drive capacity Low        |   | –                                | –                   | –10      | mA       |         |   |
|           |  | Drive capacity High       |   | –                                | –                   | –40      | mA       |         |   |
| IOH(avg)  | Average output “H” current                                 | Drive capacity Low        |   | –                                | –                   | –5       | mA       |         |   |
|           |  | Drive capacity High       |   | –                                | –                   | –20      | mA       |         |   |
| IOL(sum)  | Peak sum output “L” current                                | Sum of all pins IOL(peak) |   | –                                | –                   | 160      | mA       |         |   |
| IOL(sum)  | Average sum output “L” current                             | Sum of all pins IOL(avg)  |   | –                                | –                   | 80       | mA       |         |   |
| IOL(peak) | Peak output “L” current                                    | Drive capacity Low        |   | –                                | –                   | 10       | mA       |         |   |
|           |  | Drive capacity High       |   | –                                | –                   | 40       | mA       |         |   |
| IOL(avg)  | Average output “L” current                                 | Drive capacity Low        |   | –                                | –                   | 5        | mA       |         |   |
|           |  | Drive capacity High       |   | –                                | –                   | 20       | mA       |         |   |
| f(XIN)    | XIN clock input oscillation frequency                      |                           |   | 2.7 V ≤ Vcc ≤ 5.5 V              | –                   | –        | 20       | MHz     |   |
|           |  |                           |   | 1.8 V ≤ Vcc < 2.7 V              | –                   | –        | 5        | MHz     |   |
| f(XCIN)   | XCIN clock input oscillation frequency                     |                           |   | 1.8 V ≤ Vcc ≤ 5.5 V              | –                   | 32.768   | 50       | kHz     |   |
| fOCO40M   | When used as the count source for timer RC or timer RD (3) |                           |   | 2.7 V ≤ Vcc ≤ 5.5 V              | 32                  | –        | 40       | MHz     |   |
| fOCO-F    | fOCO-F frequency   |                           |   | 2.7 V ≤ Vcc ≤ 5.5 V              | –                   | –        | 20       | MHz     |   |
|           |  |                           |   | 1.8 V ≤ Vcc < 2.7 V              | –                   | –        | 5        | MHz     |   |
| –         | System clock frequency                                     |                           |   | 2.7 V ≤ Vcc ≤ 5.5 V              | –                   | –        | 20       | MHz     |   |
|           |  |                           |   | 1.8 V ≤ Vcc < 2.7 V              | –                   | –        | 5        | MHz     |   |
| f(BCLK)   | CPU clock frequency  |                           |   | 2.7 V ≤ Vcc ≤ 5.5 V              | –                   | –        | 20       | MHz     |   |
|           |  |                           |   | 1.8 V ≤ Vcc < 2.7 V              | –                   | –        | 5        | MHz     |   |

## Notes:


1. V<sub>CC</sub> = 1.8 to 5.5 V and T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.
2. The average output current indicates the average value of current measured during 100 ms.
3. f<sub>OCO40M</sub> can be used as the count source for timer RC or timer RD in the range of V<sub>CC</sub> = 2.7 V to 5.5V.

**Table 5.7 Flash Memory (Data flash Block A to Block D) Electrical Characteristics**

| Symbol                        | Parameter  | Conditions                  | Standard              |      |                           | Unit  |
|-------------------------------|--|-----------------------------|-----------------------|------|---------------------------|-------|
|                               |  |                             | Min.                  | Typ. | Max.                      |       |
| —                             | Program/erase endurance <sup>(2)</sup>                                 |                             | 10,000 <sup>(3)</sup> | —    | —                         | times |
| —                             | Byte program time<br>(program/erase endurance ≤ 1,000 times)           |                             | —                     | 160  | 1,500                     | μs    |
| —                             | Byte program time<br>(program/erase endurance > 1,000 times)           |                             | —                     | 300  | 1,500                     | μs    |
| —                             | Block erase time<br>(program/erase endurance ≤ 1,000 times)            |                             | —                     | 0.2  | 1                         | s     |
| —                             | Block erase time<br>(program/erase endurance > 1,000 times)            |                             | —                     | 0.3  | 1                         | s     |
| t <sub>d</sub> (SR-SUS)       | Time delay from suspend request until suspend                          |                             | —                     | —    | 5+CPU clock<br>× 3 cycles | ms    |
| —                             | Interval from erase start/restart until following suspend request      |                             | 0                     | —    | —                         | μs    |
| —                             | Time from suspend until erase restart                                  |                             | —                     | —    | 30+CPU clock<br>× 1 cycle | μs    |
| t <sub>d</sub> (CMDRST-READY) | Time from when command is forcibly terminated until reading is enabled |                             | —                     | —    | 30+CPU clock<br>× 1 cycle | μs    |
| —                             | Program, erase voltage   |                             | 2.7                   | —    | 5.5                       | V     |
| —                             | Read voltage   |                             | 1.8                   | —    | 5.5                       | V     |
| —                             | Program, erase temperature   |                             | −20 <sup>(7)</sup>    | —    | 85                        | °C    |
| —                             | Data hold time <sup>(8)</sup>  | Ambient temperature = 55 °C | 20                    | —    | —                         | year  |

**Notes:**

1. V<sub>CC</sub> = 2.7 to 5.5 V and T<sub>opr</sub> = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.
2. Definition of programming/erasure endurance  
The programming and erasure endurance is defined on a per-block basis.  
If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.  
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
7. −40°C for D version.
8. The data hold time includes time that the power supply is off or the clock is not supplied.

**Figure 5.2 Time delay until Suspend**



**Table 5.8 Voltage Detection 0 Circuit Electrical Characteristics**

| Symbol              | Parameter   | Condition   | Standard |      |      | Unit |
|---------------------|---|---|----------|------|------|------|
|                     |   |   | Min.     | Typ. | Max. |      |
| V <sub>det0</sub>   | Voltage detection level V <sub>det0_0</sub> (2)                   |   | 1.80     | 1.90 | 2.05 | V    |
|                     | Voltage detection level V <sub>det0_1</sub> (2)                   |   | 2.15     | 2.35 | 2.50 | V    |
|                     | Voltage detection level V <sub>det0_2</sub> (2)                   |   | 2.70     | 2.85 | 3.05 | V    |
|                     | Voltage detection level V <sub>det0_3</sub> (2)                   |   | 3.55     | 3.80 | 4.05 | V    |
| —                   | Voltage detection 0 circuit response time (4)                     | At the falling of V <sub>CC</sub> from 5 V to (V <sub>det0_0</sub> – 0.1) V | —        | 6    | 150  | μs   |
| —                   | Voltage detection circuit self power consumption                  | VCA25 = 1, V <sub>CC</sub> = 5.0 V  | —        | 1.5  | —    | μA   |
| t <sub>d(E-A)</sub> | Waiting time until voltage detection circuit operation starts (3) |   | —        | —    | 100  | μs   |

Notes:

1. The measurement condition is V<sub>CC</sub> = 1.8 V to 5.5 V and T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version).
2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
4. Time until the voltage monitor 0 reset is generated after the voltage passes V<sub>det0</sub>.

**Table 5.9 Voltage Detection 1 Circuit Electrical Characteristics**

| Symbol              | Parameter  | Condition   | Standard |      |      | Unit |
|---------------------|--|---|----------|------|------|------|
|                     |  |   | Min.     | Typ. | Max. |      |
| V <sub>det1</sub>   | Voltage detection level V <sub>det1_0</sub> (2)                                  | At the falling of V <sub>CC</sub>   | 2.00     | 2.20 | 2.40 | V    |
|                     | Voltage detection level V <sub>det1_1</sub> (2)                                  | At the falling of V <sub>CC</sub>   | 2.15     | 2.35 | 2.55 | V    |
|                     | Voltage detection level V <sub>det1_2</sub> (2)                                  | At the falling of V <sub>CC</sub>   | 2.30     | 2.50 | 2.70 | V    |
|                     | Voltage detection level V <sub>det1_3</sub> (2)                                  | At the falling of V <sub>CC</sub>   | 2.45     | 2.65 | 2.85 | V    |
|                     | Voltage detection level V <sub>det1_4</sub> (2)                                  | At the falling of V <sub>CC</sub>   | 2.60     | 2.80 | 3.00 | V    |
|                     | Voltage detection level V <sub>det1_5</sub> (2)                                  | At the falling of V <sub>CC</sub>   | 2.75     | 2.95 | 3.15 | V    |
|                     | Voltage detection level V <sub>det1_6</sub> (2)                                  | At the falling of V <sub>CC</sub>   | 2.85     | 3.10 | 3.40 | V    |
|                     | Voltage detection level V <sub>det1_7</sub> (2)                                  | At the falling of V <sub>CC</sub>   | 3.00     | 3.25 | 3.55 | V    |
|                     | Voltage detection level V <sub>det1_8</sub> (2)                                  | At the falling of V <sub>CC</sub>   | 3.15     | 3.40 | 3.70 | V    |
|                     | Voltage detection level V <sub>det1_9</sub> (2)                                  | At the falling of V <sub>CC</sub>   | 3.30     | 3.55 | 3.85 | V    |
|                     | Voltage detection level V <sub>det1_A</sub> (2)                                  | At the falling of V <sub>CC</sub>   | 3.45     | 3.70 | 4.00 | V    |
|                     | Voltage detection level V <sub>det1_B</sub> (2)                                  | At the falling of V <sub>CC</sub>   | 3.60     | 3.85 | 4.15 | V    |
|                     | Voltage detection level V <sub>det1_C</sub> (2)                                  | At the falling of V <sub>CC</sub>   | 3.75     | 4.00 | 4.30 | V    |
|                     | Voltage detection level V <sub>det1_D</sub> (2)                                  | At the falling of V <sub>CC</sub>   | 3.90     | 4.15 | 4.45 | V    |
|                     | Voltage detection level V <sub>det1_E</sub> (2)                                  | At the falling of V <sub>CC</sub>   | 4.05     | 4.30 | 4.60 | V    |
|                     | Voltage detection level V <sub>det1_F</sub> (2)                                  | At the falling of V <sub>CC</sub>   | 4.20     | 4.45 | 4.75 | V    |
| —                   | Hysteresis width at the rising of V <sub>CC</sub> in voltage detection 1 circuit | V <sub>det1_0</sub> to V <sub>det1_5</sub> selected                         | —        | 0.07 | —    | V    |
|                     |  | V <sub>det1_6</sub> to V <sub>det1_F</sub> selected                         | —        | 0.10 | —    | V    |
| —                   | Voltage detection 1 circuit response time (3)                                    | At the falling of V <sub>CC</sub> from 5 V to (V <sub>det1_0</sub> – 0.1) V | —        | 60   | 150  | μs   |
| —                   | Voltage detection circuit self power consumption                                 | VCA26 = 1, V <sub>CC</sub> = 5.0 V  | —        | 1.7  | —    | μA   |
| t <sub>d(E-A)</sub> | Waiting time until voltage detection circuit operation starts (4)                |   | —        | —    | 100  | μs   |

Notes:


1. The measurement condition is V<sub>CC</sub> = 1.8 V to 5.5 V and T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version).
2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes V<sub>det1</sub>.
4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

**Table 5.15 Timing Requirements of Synchronous Serial Communication Unit (SSU) (1)**


| Symbol | Parameter                          |        | Conditions  | Standard   |      |                        | Unit     |
|--------|------------------------------------|--------|---|------------|------|------------------------|----------|
|        |                                    |        |   | Min.       | Typ. | Max.                   |          |
| tsucyc | SSCK clock cycle time              |        |   | 4          | –    | –                      | tcyc (2) |
| tHI    | SSCK clock "H" width               |        |   | 0.4        | –    | 0.6                    | tsucyc   |
| tLO    | SSCK clock "L" width               |        |   | 0.4        | –    | 0.6                    | tsucyc   |
| tRISE  | SSCK clock rising time             | Master |   | –          | –    | 1                      | tcyc (2) |
|        |                                    | Slave  |   | –          | –    | 1                      | μs       |
| tFALL  | SSCK clock falling time            | Master |   | –          | –    | 1                      | tcyc (2) |
|        |                                    | Slave  |   | –          | –    | 1                      | μs       |
| tsu    | SSO, SSI data input setup time     |        |   | 100        | –    | –                      | ns       |
| tH     | SSO, SSI data input hold time      |        |   | 1          | –    | –                      | tcyc (2) |
| tLEAD  | $\overline{\text{SCS}}$ setup time | Slave  |   | 1tcyc + 50 | –    | –                      | ns       |
| tLAG   | $\overline{\text{SCS}}$ hold time  | Slave  |   | 1tcyc + 50 | –    | –                      | ns       |
| tOD    | SSO, SSI data output delay time    |        |   | –          | –    | 1                      | tcyc (2) |
| tSA    | SSI slave access time              |        | $2.7\text{ V} \leq V_{\text{CC}} \leq 5.5\text{ V}$ | –          | –    | $1.5\text{tcyc} + 100$ | ns       |
|        |                                    |        | $1.8\text{ V} \leq V_{\text{CC}} < 2.7\text{ V}$    | –          | –    | $1.5\text{tcyc} + 200$ | ns       |
| tOR    | SSI slave out open time            |        | $2.7\text{ V} \leq V_{\text{CC}} \leq 5.5\text{ V}$ | –          | –    | $1.5\text{tcyc} + 100$ | ns       |
|        |                                    |        | $1.8\text{ V} \leq V_{\text{CC}} < 2.7\text{ V}$    | –          | –    | $1.5\text{tcyc} + 200$ | ns       |

Notes:

1.  $V_{\text{CC}} = 1.8$  to  $5.5\text{ V}$ ,  $V_{\text{SS}} = 0\text{ V}$  and  $T_{\text{opr}} = -20$  to  $85^\circ\text{C}$  (N version) /  $-40$  to  $85^\circ\text{C}$  (D version), unless otherwise specified.
2.  $1\text{tcyc} = 1/f_1(\text{s})$



**Figure 5.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)**



**Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)**

**Table 5.18 Electrical Characteristics (2) [ $3.3\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ ]**  
**( $T_{opr} = -20\text{ to }85^{\circ}\text{C}$  (N version) /  $-40\text{ to }85^{\circ}\text{C}$  (D version), unless otherwise specified.)**

| Symbol | Parameter   | Condition                                |  | Standard |                   |      | Unit |
|--------|---|--|--|----------|-------------------|------|------|
|        |   |  |  | Min.     | Typ.              | Max. |      |
| Icc    | Power supply current<br>(Vcc = 3.3 to 5.5 V)<br>Single-chip mode,<br>output pins are<br>open, other pins<br>are Vss | High-speed<br>clock mode                 | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division  | –        | 6.5               | 15   | mA   |
|        |   |  | XIN = 16 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division  | –        | 5.3               | 12.5 | mA   |
|        |   |  | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division  | –        | 3.6               | –    | mA   |
|        |   |  | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8  | –        | 3.0               | –    | mA   |
|        |   |  | XIN = 16 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8  | –        | 2.2               | –    | mA   |
|        |   |  | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8  | –        | 1.5               | –    | mA   |
|        |   | High-speed<br>on-chip<br>oscillator mode | XIN clock off<br>High-speed on-chip oscillator on fOCO-F = 20 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>No division  | –        | 7.0               | 15   | mA   |
|        |   |  | XIN clock off<br>High-speed on-chip oscillator on fOCO-F = 20 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8  | –        | 3.0               | –    | mA   |
|        |   |  | XIN clock off<br>High-speed on-chip oscillator on fOCO-F = 4 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-16, MSTIC = MSTTRD = MSTTRC = 1   | –        | 1                 | –    | mA   |
|        |   | Low-speed<br>on-chip<br>oscillator mode  | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8, FMR27 = 1, VCA20 = 0   | –        | 90                | 400  | μA   |
|        |   | Low-speed<br>clock mode                  | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>XCIN clock oscillator on = 32 kHz<br>No division, FMR27 = 1, VCA20 = 0   | –        | 85                | 400  | μA   |
|        |   |  | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>XCIN clock oscillator on = 32 kHz<br>No division, Program operation on RAM<br>Flash memory off, FMSTP = 1, VCA20 = 0                       | –        | 47                | –    | μA   |
|        |   | Wait mode                                | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock operation<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1                      | –        | 15                | 100  | μA   |
|        |   |  | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1                            | –        | 4                 | 90   | μA   |
|        |   |  | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>XCIN clock oscillator on = 32 kHz (peripheral clock off)<br>While a WAIT instruction is executed<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1 | –        | 3.5               | –    | μA   |
|        |   | Stop mode                                | XIN clock off, Topr = 25°C<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1, Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0   | –        | 2.0               | 5.0  | μA   |
|        |   |  | XIN clock off, Topr = 85°C<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1, Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0   | –        | 5.0 (1)<br>15 (2) | –    | μA   |


Notes:

- Value when the program ROM capacity of the product is 16 Kbytes to 32 Kbytes.
- Value when the program ROM capacity of the product is 48 Kbytes to 128 Kbytes.

**Table 5.21 Serial Interface**

| Symbol        | Parameter              | Standard |      | Unit |
|---------------|------------------------|----------|------|------|
|               |                        | Min.     | Max. |      |
| $t_{c(CK)}$   | CLKi input cycle time  | 200      | —    | ns   |
| $t_{w(CKH)}$  | CLKi input "H" width   | 100      | —    | ns   |
| $t_{w(CKL)}$  | CLKi input "L" width   | 100      | —    | ns   |
| $t_{d(C-Q)}$  | TXDi output delay time | —        | 50   | ns   |
| $t_{h(C-Q)}$  | TXDi hold time         | 0        | —    | ns   |
| $t_{su(D-C)}$ | RXDi input setup time  | 50       | —    | ns   |
| $t_{h(C-D)}$  | RXDi input hold time   | 90       | —    | ns   |


i = 0 to 2

**Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V****Table 5.22 External Interrupt  $\overline{INTi}$  (i = 0 to 4) Input, Key Input Interrupt  $\overline{Kli}$  (i = 0 to 3)**

| Symbol       | Parameter   | Standard |      | Unit |
|--------------|---|----------|------|------|
|              |   | Min.     | Max. |      |
| $t_{w(INH)}$ | $\overline{INTi}$ input "H" width, $\overline{Kli}$ input "H" width | 250 (1)  | —    | ns   |
| $t_{w(INL)}$ | $\overline{INTi}$ input "L" width, $\overline{Kli}$ input "L" width | 250 (2)  | —    | ns   |

Notes:

1. When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use an  $\overline{INTi}$  input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use an  $\overline{INTi}$  input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

**Figure 5.11 Input Timing Diagram for External Interrupt  $\overline{INTi}$  and Key Input Interrupt  $\overline{Kli}$  when Vcc = 5 V**

**Table 5.23 Electrical Characteristics (3) [2.7 V ≤ Vcc < 4.2 V]**

| Symbol           | Parameter           |   | Condition             |               | Standard  |      |      | Unit |
|------------------|---------------------|---|-----------------------|---------------|-----------|------|------|------|
|                  |                     |   |                       |               | Min.      | Typ. | Max. |      |
| VOH              | Output "H" voltage  | Other than XOUT   | Drive capacity High   | IOH = −5 mA   | Vcc − 0.5 | −    | Vcc  | V    |
|                  |                     |   | Drive capacity Low    | IOH = −1 mA   | Vcc − 0.5 | −    | Vcc  | V    |
|                  |                     | XOUT  |                       | IOH = −200 μA | 1.0       | −    | Vcc  | V    |
| VOL              | Output "L" voltage  | Other than XOUT   | Drive capacity High   | IOL = 5 mA    | −         | −    | 0.5  | V    |
|                  |                     |   | Drive capacity Low    | IOL = 1 mA    | −         | −    | 0.5  | V    |
|                  |                     | XOUT  |                       | IOL = 200 μA  | −         | −    | 0.5  | V    |
| VT+ - VT-        | Hysteresis          | INT0, INT1, INT2,<br>INT3, INT4,<br>KI0, KI1, KI2, KI3,<br>TRAIO, TRBO,<br>TRCIOA, TRCIOB,<br>TRCIOC, TRCIOD,<br>TRDIOA0,<br>TRDIOB0,<br>TRDIOC0,<br>TRDIOD0,<br>TRDIOA1,<br>TRDIOB1,<br>TRDIOC1,<br>TRDIOD1,<br>TRCTRG, TRCCLK,<br>ADTRG,<br>RXD0, RXD1,<br>RXD2, CLK0,<br>CLK1, CLK2, SSI,<br>SCL, SDA, SSO | Vcc = 3.0 V           |               | 0.1       | 0.4  | −    | V    |
|                  |                     | RESET   | Vcc = 3.0 V           |               | 0.1       | 0.5  | −    | V    |
| IiH              | Input "H" current   |   | VI = 3 V, Vcc = 3.0 V |               | −         | −    | 4.0  | μA   |
| IiL              | Input "L" current   |   | VI = 0 V, Vcc = 3.0 V |               | −         | −    | −4.0 | μA   |
| RPULLUP          | Pull-up resistance  |   | VI = 0 V, Vcc = 3.0 V |               | 42        | 84   | 168  | kΩ   |
| RiXIN            | Feedback resistance | XIN   |                       |               | −         | 0.3  | −    | MΩ   |
| RiXCIN           | Feedback resistance | XCIN  |                       |               | −         | 8    | −    | MΩ   |
| V <sub>RAM</sub> | RAM hold voltage    |   | During stop mode      |               | 1.8       | −    | −    | V    |

Note:

- 2.7 V ≤ Vcc < 4.2 V and T<sub>opr</sub> = −20 to 85°C (N version) / −40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.

**Table 5.29 Electrical Characteristics (5) [ $1.8\text{ V} \leq V_{CC} < 2.7\text{ V}$ ]**

| Symbol                           | Parameter           |  | Condition                                       |                                | Standard              |      |                 | Unit       |
|----------------------------------|---------------------|--|---|--------------------------------|-----------------------|------|-----------------|------------|
|                                  |                     |  |   |                                | Min.                  | Typ. | Max.            |            |
| V <sub>OH</sub>                  | Output "H" voltage  | Other than XOUT  | Drive capacity High                             | I <sub>OH</sub> = -2 mA        | V <sub>CC</sub> - 0.5 | —    | V <sub>CC</sub> | V          |
|                                  |                     |  | Drive capacity Low                              | I <sub>OH</sub> = -1 mA        | V <sub>CC</sub> - 0.5 | —    | V <sub>CC</sub> | V          |
|                                  |                     | XOUT   |   | I <sub>OH</sub> = -200 $\mu$ A | 1.0                   | —    | V <sub>CC</sub> | V          |
| V <sub>OL</sub>                  | Output "L" voltage  | Other than XOUT  | Drive capacity High                             | I <sub>OL</sub> = 2 mA         | —                     | —    | 0.5             | V          |
|                                  |                     |  | Drive capacity Low                              | I <sub>OL</sub> = 1 mA         | —                     | —    | 0.5             | V          |
|                                  |                     | XOUT   |   | I <sub>OL</sub> = 200 $\mu$ A  | —                     | —    | 0.5             | V          |
| V <sub>T+</sub> -V <sub>T-</sub> | Hysteresis          | INT0, INT1, INT2,<br>INT3, INT4,<br>KI0, KI1, KI2, KI3,<br>TRAIO, TRBO,<br>TRCIOA, TRCIOB,<br>TRCIOC, TRCIOD,<br>TRDIOA0, TRDIOB0,<br>TRDIOC0, TRDIOD0,<br>TRDIOA1, TRDIOB1,<br>TRDIOC1, TRDIOD1,<br>TRCTRG, TRCCLK,<br>ADTRG,<br>RXD0, RXD1, RXD2,<br>CLK0, CLK1, CLK2,<br>SSI, SCL, SDA, SSO |   |                                | 0.05                  | 0.2  | —               | V          |
|                                  |                     | RESET  |   |                                | 0.05                  | 0.20 | —               | V          |
| I <sub>IH</sub>                  | Input "H" current   |  | V <sub>I</sub> = 2.2 V, V <sub>CC</sub> = 2.2 V |                                | —                     | —    | 4.0             | $\mu$ A    |
| I <sub>IL</sub>                  | Input "L" current   |  | V <sub>I</sub> = 0 V, V <sub>CC</sub> = 2.2 V   |                                | —                     | —    | -4.0            | $\mu$ A    |
| R <sub>PULLUP</sub>              | Pull-up resistance  |  | V <sub>I</sub> = 0 V, V <sub>CC</sub> = 2.2 V   |                                | 70                    | 140  | 300             | k $\Omega$ |
| R <sub>FXIN</sub>                | Feedback resistance | XIN  |   |                                | —                     | 0.3  | —               | M $\Omega$ |
| R <sub>FXCIN</sub>               | Feedback resistance | XCIN   |   |                                | —                     | 8    | —               | M $\Omega$ |
| V <sub>RAM</sub>                 | RAM hold voltage    |  | During stop mode                                |                                | 1.8                   | —    | —               | V          |

Note:

1.  $1.8\text{ V} \leq V_{CC} < 2.7\text{ V}$  and T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.



**Table 5.30 Electrical Characteristics (6) [ $1.8\text{ V} \leq V_{CC} < 2.7\text{ V}$ ]**  
**( $T_{opr} = -20\text{ to }85^{\circ}\text{C}$  (N version) /  $-40\text{ to }85^{\circ}\text{C}$  (D version), unless otherwise specified.)**


| Symbol          | Parameter   | Condition                                   | Standard |         |      | Unit |
|-----------------|---|---|----------|---------|------|------|
|                 |   |   | Min.     | Typ.    | Max. |      |
| I <sub>CC</sub> | Power supply current<br>( $V_{CC} = 1.8\text{ to }2.7\text{ V}$ )<br>Single-chip mode,<br>output pins are open,<br>other pins are V <sub>SS</sub> | High-speed<br>clock mode                    | –        | 2.2     | –    | mA   |
|                 |   |   |          | 0.8     | –    |      |
|                 |   | High-speed<br>on-chip<br>oscillator<br>mode | –        | 2.5     | 10   | mA   |
|                 |   |   |          | 1.7     | –    |      |
|                 |   |   |          | 1       | –    |      |
|                 |   |   |          | –       | –    |      |
|                 |   | Low-speed<br>on-chip<br>oscillator<br>mode  | –        | 90      | 300  | μA   |
|                 |   |   |          | 80      | 350  |      |
|                 |   | Low-speed<br>clock mode                     | –        | 40      | –    | μA   |
|                 |   |   |          | –       | –    |      |
|                 |   | Wait mode                                   | –        | 15      | 90   | μA   |
|                 |   |   |          | 4       | 80   |      |
|                 |   |   |          | 3.5     | –    |      |
|                 |   |   |          | –       | –    |      |
|                 |   | Stop mode                                   | –        | 2.0     | 5    | μA   |
|                 |   |   |          | 5.0 (1) | –    |      |
|                 |   | Stop mode                                   | –        | 15 (2)  | –    | μA   |
|                 |   |   |          | –       | –    |      |

Notes:


- Value when the program ROM capacity of the product is 16 Kbytes to 32 Kbytes.
- Value when the program ROM capacity of the product is 48 Kbytes to 128 Kbytes.

**Timing Requirements****(Unless Otherwise Specified:  $V_{CC} = 2.2\text{ V}$ ,  $V_{SS} = 0\text{ V}$  at  $T_{opr} = 25^\circ\text{C}$ )****Table 5.31 External Clock Input (XOUT, XCIN)**

| Symbol                | Parameter             | Standard |      | Unit          |
|-----------------------|-----------------------|----------|------|---------------|
|                       |                       | Min.     | Max. |               |
| $t_c(\text{XOUT})$    | XOUT input cycle time | 200      | –    | ns            |
| $t_{WH}(\text{XOUT})$ | XOUT input “H” width  | 90       | –    | ns            |
| $t_{WL}(\text{XOUT})$ | XOUT input “L” width  | 90       | –    | ns            |
| $t_c(\text{XCIN})$    | XCIN input cycle time | 14       | –    | $\mu\text{s}$ |
| $t_{WH}(\text{XCIN})$ | XCIN input “H” width  | 7        | –    | $\mu\text{s}$ |
| $t_{WL}(\text{XCIN})$ | XCIN input “L” width  | 7        | –    | $\mu\text{s}$ |

**Figure 5.16 External Clock Input Timing Diagram when  $V_{CC} = 2.2\text{ V}$** **Table 5.32 TRAIO Input**


| Symbol                 | Parameter              | Standard |      | Unit |
|------------------------|------------------------|----------|------|------|
|                        |                        | Min.     | Max. |      |
| $t_c(\text{TRAIO})$    | TRAIO input cycle time | 500      | –    | ns   |
| $t_{WH}(\text{TRAIO})$ | TRAIO input “H” width  | 200      | –    | ns   |
| $t_{WL}(\text{TRAIO})$ | TRAIO input “L” width  | 200      | –    | ns   |

**Figure 5.17 TRAIO Input Timing Diagram when  $V_{CC} = 2.2\text{ V}$**

**Table 5.33 Serial Interface**

| Symbol        | Parameter              | Standard |      | Unit |
|---------------|------------------------|----------|------|------|
|               |                        | Min.     | Max. |      |
| $t_{c(CK)}$   | CLKi input cycle time  | 800      | —    | ns   |
| $t_{w(CKH)}$  | CLKi input "H" width   | 400      | —    | ns   |
| $t_{w(CKL)}$  | CLKi input "L" width   | 400      | —    | ns   |
| $t_{d(C-Q)}$  | TXDi output delay time | —        | 200  | ns   |
| $t_{h(C-Q)}$  | TXDi hold time         | 0        | —    | ns   |
| $t_{su(D-C)}$ | RXDi input setup time  | 150      | —    | ns   |
| $t_{h(C-D)}$  | RXDi input hold time   | 90       | —    | ns   |


i = 0 to 2

**Figure 5.18 Serial Interface Timing Diagram when Vcc = 2.2 V****Table 5.34 External Interrupt  $\overline{INTi}$  (i = 0 to 4) Input, Key Input Interrupt  $\overline{Kli}$  (i = 0 to 3)**

| Symbol       | Parameter   | Standard |      | Unit |
|--------------|---|----------|------|------|
|              |   | Min.     | Max. |      |
| $t_{w(INH)}$ | $\overline{INTi}$ input "H" width, $\overline{Kli}$ input "H" width | 1000 (1) | —    | ns   |
| $t_{w(INL)}$ | $\overline{INTi}$ input "L" width, $\overline{Kli}$ input "L" width | 1000 (2) | —    | ns   |

Notes:

1. When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use an  $\overline{INTi}$  input HIGH width of either (1/digital filter clock frequency  $\times$  3) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use an  $\overline{INTi}$  input LOW width of either (1/digital filter clock frequency  $\times$  3) or the minimum value of standard, whichever is greater.

**Figure 5.19 Input Timing Diagram for External Interrupt  $\overline{INTi}$  and Key Input Interrupt  $\overline{Kli}$  when Vcc = 2.2 V**

## General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

### 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

### 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

- The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
  2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
  3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
  4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
  5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
  6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
  7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.  
  
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.  
  
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.  
  
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
  8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
  9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
  10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
  11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
  12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



### SALES OFFICES

### Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

**Renesas Electronics America Inc.**  
2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.  
Tel: +1-408-588-6000, Fax: +1-408-588-6130

**Renesas Electronics Canada Limited**  
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada  
Tel: +1-905-898-5441, Fax: +1-905-898-3220

**Renesas Electronics Europe Limited**  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K  
Tel: +44-1628-585-100, Fax: +44-1628-585-900

**Renesas Electronics Europe GmbH**  
Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-65030, Fax: +49-211-6503-1327

**Renesas Electronics (China) Co., Ltd.**  
7th Floor, Quantum Plaza, No.27 Zhichunlu Haidian District, Beijing 100083, P.R.China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

**Renesas Electronics (Shanghai) Co., Ltd.**  
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China  
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

**Renesas Electronics Hong Kong Limited**  
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2886-9318, Fax: +852 2886-9022/9044

**Renesas Electronics Taiwan Co., Ltd.**  
7F, No. 363 Fu Shing North Road Taipei, Taiwan  
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

**Renesas Electronics Singapore Pte. Ltd.**  
1 HarbourFront Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: +65-6213-0200, Fax: +65-6278-8001

**Renesas Electronics Malaysia Sdn Bhd.**  
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

**Renesas Electronics Korea Co., Ltd.**  
11F., Samik Laviel' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5141