



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	47
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	52-LQFP
Supplier Device Package	52-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2135acnfp-50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Current of Aug 2010

1.2 **Product List**

Table 1.3 lists Product List for R8C/35C Group, and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/35C Group.

Part No.	ROM C	Capacity	RAM	Package Type	Remarks	
T dit NO.	Program ROM	Data flash	Capacity	T ackage Type	Remarks	
R5F21354CNFP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0052JA-A	N version	
R5F21355CNFP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0052JA-A		
R5F21356CNFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0052JA-A		
R5F21357CNFP	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0052JA-A		
R5F21358CNFP	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0052JA-A		
R5F2135ACNFP	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0052JA-A		
R5F2135CCNFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0052JA-A		
R5F21354CDFP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0052JA-A	D version	
R5F21355CDFP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0052JA-A		
R5F21356CDFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0052JA-A		
R5F21357CDFP	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0052JA-A		
R5F21358CDFP	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0052JA-A		
R5F2135ACDFP	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0052JA-A		
R5F2135CCDFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0052JA-A		





Figure 1.1 Part Number, Memory Size, and Package of R8C/35C Group



1.4 Pin Assignment

Figure 1.3 shows the Pin Assignment (Top View). Tables 1.4 and 1.5 outline the Pin Name Information by Pin Number.





				I/O Pir	n Functions for I	Peripher	al Modu	iles
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	l ² C bus	A/D Converter, D/A Converter, Comparator B
1		P5_6		(TRAO)				
2		P3_2	(INT1/INT2)	(TRAIO)				
3		P3_0		(TRAO)				
4		P4_2						VREF
5	MODE							
6	(XCIN)	P4_3						
7	(XCOUT)	P4_4						
8	RESET							
9	XOUT	P4_7						
10	VSS/AVSS							
11	XIN	P4_6						
12	VCC/AVCC	.						
13		P3_7		TRAO	(RXD2/SCL2/ TXD2/SDA2)	SSO	SDA	
14		P3_5		(TRCIOD)	(CLK2)	SSCK	SCL	
15		P3_4		(TRCIOC)	(RXD2/SCL2/ TXD2/SDA2)	SSI		IVREF3
16		P3_3	INT3	(TRCCLK)	(CTS2/RTS2)	SCS		IVCMP3
17		P2_7		(TRDIOD1)				
18		P2_6		(TRDIOC1)				
19		P2_5		(TRDIOB1)				
20		P2_4		(TRDIOA1)				
21		P2_3		(TRDIOD0)				
22		P2_2		(TRCIOD/ TRDIOB0)				
23		P2_1		(TRCIOC/ TRDIOC0)				
24		P2_0	(ĪNT1)	(TRCIOB/ TRDIOA0/ TRDCLK)				
25		P3_6	(INT1)					
26		P3_1		(TRBO)				
27		P6_7	(INT3)	(TRCIOD)				
28		P6_6		(TRCIOC)	(TXD2/SDA2)			
29		P6_5	INT4	(TRCIOB)	(CLK1/CLK2)			
30		P4_5			(RXD2/SCL2)			ADTRG
31		P1_7	INT1	(TRAIO)				IVCMP1
32		P1_6			(CLK0)			IVREF1
33		P1_5	(INT1)	(TRAIO)	(RXD0)			
34		P1_4		(TRCCLK)	(TXD0)			
35		P1_3	KI3	TRBO (/TRCIOC)				AN11

Note:

1. Can be assigned to the pin in parentheses by a program.



				I/O Pir	Functions for	Peripher	al Modu	les
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	l ² C bus	A/D Converter, D/A Converter, Comparator B
36		P1_2	KI2	(TRCIOB)				AN10
37		P1_1	KI1	(TRCIOA/ TRCTRG)				AN9
38		P1_0	KI0	(TRCIOD)				AN8
39		P0_7		(TRCIOC)				AN0/DA1
40		P0_6		(TRCIOD)				AN1/DA0
41		P0_5		(TRCIOB)				AN2
42		P0_4		TREO (/TRCIOB)				AN3
43		P0_3		(TRCIOB)	(CLK1)			AN4
44		P0_2		(TRCIOA/ TRCTRG)	(RXD1)			AN5
45		P0_1		(TRCIOA/ TRCTRG)	(TXD1)			AN6
46		P0_0		(TRCIOA/ TRCTRG)				AN7
47		P6_4			(RXD1)			
48		P6_3			(TXD1)			
49		P6_2			(CLK1)			
50		P6_1						
51		P6_0		(TREO)				
52		P5_7						

Table 1.5 Pin Name Information by Pin Number (2)

Note:

1. Can be assigned to the pin in parentheses by a program.



2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



3. Memory

3.1 R8C/35C Group

Figure 3.1 is a Memory Map of R8C/35C Group. The R8C/35C Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



Figure 3.1 Memory Map of R8C/35C Group

Address	Register	Symbol	After Reset
0140h	Timer RD Control Register 0	TRDCR0	00h
0141h	Timer RD I/O Control Register A0	TRDIORA0	10001000b
0142h	Timer RD I/O Control Register C0	TRDIORC0	10001000b
0143h	Timer RD Status Register 0	TRDSR0	11100000b
0144h	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b
0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b
0146h	Timer RD Counter 0	TRD0	00h
0147h			00h
0148h	Timer RD General Register A0	TRDGRA0	FFh
0149h			FFh
014Ah	Timer RD General Register B0	TRDGRB0	FFh
014Bh			FFh
014Ch	Timer RD General Register C0	TRDGRC0	FFh
014Dh			FFh
014Eh	Timer RD General Register D0	TRDGRD0	FFh
014Fh			FFh
0150h	Timer RD Control Register 1	TRDCR1	00h
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0153h	Timer RD Status Register 1	TRDSR1	1100000b
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h
0157h			00h
0158h	Timer RD General Register A1	TRDGRA1	FFh
0159h			FFh
015Ah	Timer RD General Register B1	TRDGRB1	FFh
015Bh			FFh
015Ch	Timer RD General Register C1	TRDGRC1	FFh
015Dh			FFh
015Eh	Timer RD General Register D1	TRDGRD1	FFh
015Fh			FFh
0160h	UART1 Transmit/Receive Mode Register	U1MR	00h
0161h	UART1 Bit Rate Register	U1BRG	XXh
0162h	UART1 Transmit Buffer Register	U1TB	XXh
0163h			XXh
0164h	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
0165h	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
0166h	UART1 Receive Buffer Register	U1RB	XXh
0167h			XXh
0168h			
0169h			
016Ah 016Bh			
016Ch 016Dh			
016Dh 016Eh			
016En			
016FN			
0170h			
0171h 0172h			
0172h 0173h			
0173h 0174h			
0174h 0175h			
0175h			
0176h			
0177h 0178h			
0179h			
0179h			1
017An 017Bh			
017Bn			
017Dh		+	
017Dh 017Eh			
017En			
UI/FII Villadofinad			

SFR Information (6)⁽¹⁾ Table 4.6

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.



Addrooo	Desister	Cymah ol	After Deset
Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h			XXh
01C2h			0000XXXXb
	Address Motch Internut English Degister 0		
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh
01C5h			XXh
01C6h			0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
		AIERI	0011
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h		+	4
01D2h			
01D3h			
01D4h			1
01D5h			1
01D6h			4
01D7h			
01D8h			
01D9h			
01DAh			
01DBh		+	+
			-
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
		PURI	UUN
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			-
01E7h			
01E8h			
01E9h			
01EAh			1
01EBh		1	1
			+
01ECh			4
01EDh			
01EEh			
01EFh			1
01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h
		P2DRR	
01F1h	Port P2 Drive Capacity Control Register		00h
01F2h	Drive Capacity Control Register 0	DRR0	00h
01F3h	Drive Capacity Control Register 1	DRR1	00h
01F4h	· · · ·		
01F5h	Input Threshold Control Register 0	VLT0	00h
	Input Threshold Control Register 1		
01F6h		VLT1	00h
01F7h			
01F8h	Comparator B Control Register 0	INTCMP	00h
01F9h			
01FAh	External Input Enable Register 0	INTEN	00h
01FBh	External Input Enable Register 1	INTEN1	00h
01FCh	INT Input Filter Select Register 0	INTER	00h
01FDh	INT Input Filter Select Register 1	INTF1	00h
01FEh	Key Input Enable Register 0	KIEN	00h
01FFh			
Ville definie d	1	1	

SFR Information (8)⁽¹⁾ Table 4.8

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.



Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C08h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area		XXh
2C0Ah	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C401		01000	XXh
2C42h	4		XXh
2C42h	4		XXh
2C431	4		XXh
2C4411 2C45h	•		XXh
2C46h	•		XXh
2C4011 2C47h	•		XXh
2C47h	DTC Control Data 1	DTCD1	XXh
2C4011 2C49h		ысы	XXh
2C490 2C4Ah	-		XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh	DTO Ocastral Data 0	DTODO	XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h	•		XXh
2C52h	•		XXh
2C53h	•		XXh
2C54h	•		XXh
2C55h			XXh
2C56h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h			XXh
2C5Ah	4		XXh
2C5Bh	4		XXh
2C5Ch	4		XXh
2C5Dh			XXh
2C5Eh			XXh
2C5Fh			XXh
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h			XXh
2C62h			XXh
2C63h			XXh
2C64h			XXh
2C65h			XXh
2C66h			XXh
2C67h	1		XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h	1		XXh
2C6Ah	1		XXh
2C6Bh	1		XXh
2C6Ch	1		XXh
2C6Dh	1		XXh
2C6Eh	1		XXh
2C6Fh	1		XXh
X: Undefined	1	1	1

SFR Information (9)⁽¹⁾ Table 4.9

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.

Table 4.12	SFR Information (12) ⁽¹⁾
------------	-------------------------------------

Address	Register	Symbol	After Reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h			XXh
2CF6h			XXh
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CFDh			XXh
2CFEh			XXh
2CFFh			XXh
2D00h			
:		·	
2FFFh			

X: Undefined

Note: 1. The blank areas are reserved and cannot be accessed by users.

Table 4.13 ID Code Areas and Option Function Select Area

Address	Area Name	Symbol	After Reset
:		0.500	101.0
FFDBh	Option Function Select Register 2	OFS2	(Note 1)
: FFDFh			(Nata 2)
-FFDFN	ID1		(Note 2)
FFE3h	ID2		(Note 2)
:			
FFEBh	ID3		(Note 2)
:			
FFEFh	ID4		(Note 2)
:	125		
FFF3h	ID5		(Note 2)
: FFF7h	ID6		(Note 2)
	100		(Note 2)
FFFBh	ID7		(Note 2)
:			
FFFFh	Option Function Select Register	OFS	(Note 1)

Notes:

The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select 1. area is set to FFh.

When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user.

When blank products are shipped, the option function select area is set to FFh. This is set to the written value area written by the user.
The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.



Sympol		Parameter		Conditions	Standard			Unit	
Symbol					Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage					1.8	-	5.5	V
Vss/AVss	Supply voltage					-	0	-	V
Viн	Input "H" voltage	Other th	ian CMOS ir	nput		0.8 Vcc	-	Vcc	V
		CMOS	Input level		$4.0~V \leq Vcc \leq 5.5~V$	0.5 Vcc	-	Vcc	V
		input	switching	: 0.35 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.55 Vcc	-	Vcc	V
			function (I/O port)		$1.8~V \leq Vcc < 2.7~V$	0.65 Vcc	-	Vcc	V
			(i/O port)	Input level selection	$4.0~V \leq Vcc \leq 5.5~V$	0.65 Vcc	-	Vcc	V
				: 0.5 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.7 Vcc	-	Vcc	V
					$1.8~\text{V} \leq \text{Vcc} < 2.7~\text{V}$	0.8 Vcc	I	Vcc	V
				Input level selection	$4.0~V \leq Vcc \leq 5.5~V$	0.85 Vcc	-	Vcc	V
				: 0.7 Vcc	$2.7~\text{V} \leq \text{Vcc} < 4.0~\text{V}$	0.85 Vcc	I	Vcc	V
					$1.8~V \leq Vcc < 2.7~V$	0.85 Vcc	-	Vcc	V
		External clock input (XOUT)	(XOUT)		1.2	-	Vcc	V	
VIL	Input "L" voltage	Other th	an CMOS ir	nput		0	-	0.2 Vcc	V
		CMOS	Input level		$4.0~V \leq Vcc \leq 5.5~V$	0	-	0.2 Vcc	V
		input	switching	: 0.35 Vcc	$2.7~V \leq Vcc < 4.0~V$	0	-	0.2 Vcc	V
			function (I/O port)		$1.8~V \leq Vcc < 2.7~V$	0	-	0.2 Vcc	V
			(i/O port)	Input level selection : 0.5 Vcc	$4.0~V \leq Vcc \leq 5.5~V$	0	-	0.4 Vcc	V
					$2.7~V \leq Vcc < 4.0~V$	0	-	0.3 Vcc	V
					$1.8~V \leq Vcc < 2.7~V$	0	-	0.2 Vcc	V
				Input level selection : 0.7 Vcc	$4.0~V \leq Vcc \leq 5.5~V$	0	-	0.55 Vcc	V
					$2.7~V \leq Vcc < 4.0~V$	0	-	0.45 Vcc	V
					$1.8~V \leq Vcc < 2.7~V$	0	-	0.35 Vcc	V
		Externa	I clock input	(XOUT)		0	-	0.4	V
IOH(sum)	Peak sum output "H'	' current	Sum of all	pins IOH(peak)		-	-	-160	mA
IOH(sum)	Average sum output "	H" current	Sum of all pins IOH(avg)			-	-	-80	mA
IOH(peak)	Peak output "H" curr	ent	Drive capa	city Low		-	-	-10	mA
			Drive capa	city High		-	-	-40	mA
IOH(avg)	Average output "H" of	current	Drive capa	city Low		-	-	-5	mA
			Drive capa	city High		-	-	-20	mA
IOL(sum)	Peak sum output "L"	current	Sum of all	pins IOL(peak)		-	-	160	mA
IOL(sum)	Average sum output "		Sum of all	pins IOL(avg)		-	I	80	mA
IOL(peak)	Peak output "L" curre	ent	Drive capa	city Low		-	I	10	mA
			Drive capa	city High		-	I	40	mA
IOL(avg)	Average output "L" o	urrent	Drive capa	city Low		-	I	5	mA
			Drive capa	city High		-	I	20	mA
f(XIN)	XIN clock input oscil	lation free	quency		$2.7~V \leq Vcc \leq 5.5~V$	-	-	20	MHz
					$1.8~V \leq Vcc < 2.7~V$	-	I	5	MHz
f(XCIN)	XCIN clock input os	cillation fr	equency		$1.8~V \leq Vcc \leq 5.5~V$	-	32.768	50	kHz
fOCO40M	When used as the c	ount sour	ce for timer	RC or timer RD ⁽³⁾	$2.7~V \leq Vcc \leq 5.5~V$	32	-	40	MHz
fOCO-F	fOCO-F frequency				$2.7~V \leq Vcc \leq 5.5~V$	-	_	20	MHz
					$1.8~\text{V} \leq \text{Vcc} < 2.7~\text{V}$	-	-	5	MHz
-	System clock freque	ncy			$2.7~V \leq Vcc \leq 5.5~V$	-	-	20	MHz
					$1.8~\text{V} \leq \text{Vcc} < 2.7~\text{V}$	-	-	5	MHz
f(BCLK)	CPU clock frequency	y			$2.7~V \leq Vcc \leq 5.5~V$	-	-	20	MHz
					$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	_		5	MHz

Table 5.2 Recommended Operating Conditions

Notes:

1. Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.

3. fOCO40M can be used as the count source for timer RC or timer RD in the range of Vcc = 2.7 V to 5.5V.





Figure 5.1 Ports P0 to P6 Timing Measurement Circuit



Symbol	Parameter		Cond	litions		Standard		Unit
Symbol	Falameter		Cond		Min.	Тур.	Max.	Onit
_	Resolution		Vref = AVCC		-	-	10	Bit
-	Absolute accuracy	10-bit mode	Vref = AVcc = 5.0 V	AN0 to AN7 input, AN8 to AN11 input	-	-	±3	LSB
			Vref = AVCC = 3.3 V	AN0 to AN7 input, AN8 to AN11 input	-	-	±5	LSB
			Vref = AVCC = 3.0 V	AN0 to AN7 input, AN8 to AN11 input	-	-	±5	LSB
			Vref = AVCC = 2.2 V	AN0 to AN7 input, AN8 to AN11 input	1	_	±5	LSB
		8-bit mode	Vref = AVCC = 5.0 V	AN0 to AN7 input, AN8 to AN11 input	_	-	±2	LSB
			Vref = AVCC = 3.3 V	AN0 to AN7 input, AN8 to AN11 input	-	-	±2	LSB
			Vref = AVcc = 3.0 V	AN0 to AN7 input, AN8 to AN11 input	-	-	±2	LSB
			Vref = AVCC = 2.2 V	AN0 to AN7 input, AN8 to AN11 input	-	-	±2	LSB
φAD	A/D conversion clock		$4.0 \text{ V} \leq \text{Vref} = \text{AVcc} \leq$	5.5 V ⁽²⁾	2	-	20	MHz
			$3.2 \text{ V} \leq \text{Vref} = \text{AVcc} \leq$	5.5 V ⁽²⁾	2	-	16	MHz
			$2.7 \text{ V} \leq \text{Vref} = \text{AVcc} \leq$	5.5 V ⁽²⁾	2	-	10	MHz
			$2.2 \text{ V} \leq \text{Vref} = \text{AVcc} \leq$	5.5 V ⁽²⁾	2	-	5	MHz
-	Tolerance level impedance				-	3	-	kΩ
t CONV	Conversion time	10-bit mode	$Vref = AVCC = 5.0 V, \phi$	AD = 20 MHz	2.2	-	-	μs
		8-bit mode	$Vref = AVCC = 5.0 V, \phi$	AD = 20 MHz	2.2	-	-	μS
t SAMP	Sampling time		$\phi AD = 20 MHz$		0.8	-	-	μS
IVref	Vref current		Vcc = 5 V, XIN = f1 =	$\phi AD = 20 \text{ MHz}$	-	45	-	μΑ
Vref	Reference voltage				2.2	_	AVcc	V
Via	Analog input voltage (3)				0	-	Vref	V
OCVREF	On-chip reference voltage		$2 \text{ MHz} \le \phi \text{AD} \le 4 \text{ MH}$	Z	1.19	1.34	1.49	V

Table 5.3 A/D Converter Characteristics

Notes:

1. Vcc/AVcc = Vref = 2.2 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-currentconsumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.

3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.



Symbol	Parameter	Conditions		Stand	ard	Unit
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Onit
-	Program/erase endurance (2)		10,000 (3)	-	-	times
_	Byte program time (program/erase endurance \leq 1,000 times)		-	160	1,500	μs
-	Byte program time (program/erase endurance > 1,000 times)		-	300	1,500	μs
-	Block erase time (program/erase endurance ≤ 1,000 times)		-	0.2	1	S
_	Block erase time (program/erase endurance > 1,000 times)		-	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	5+CPU clock × 3 cycles	ms
-	Interval from erase start/restart until following suspend request		0	-	_	μS
-	Time from suspend until erase restart		-	-	30+CPU clock × 1 cycle	μs
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30+CPU clock × 1 cycle	μs
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		1.8	-	5.5	V
-	Program, erase temperature		-20 (7)	-	85	°C
-	Data hold time ⁽⁸⁾	Ambient temperature = 55 °C	20	-	-	year

Table 5.7 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Notes:

1. Vcc = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

However, the same address must not be programmed more than once per erase operation (overwriting pronibited).

Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
 In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

8. The data hold time includes time that the power supply is off or the clock is not supplied.



Figure 5.2 Time delay until Suspend



^{2.} Definition of programming/erasure endurance

^{7. -40°}C for D version.





Table 5.21 Serial Interfac	е
----------------------------	---

Symbol	Parameter	Standard Min. Max. 200 - 100 - 100 - 100 - 50 - 50 - 90 -	dard	Unit
Symbol	Parameter	Min.	Max.	Unit
tc(CK)	CLKi input cycle time	200	-	ns
tw(ckh)	CLKi input "H" width	100	-	ns
tW(CKL)	CLKi input "L" width	100	-	ns
td(C-Q)	TXDi output delay time	-	50	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	50	-	ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0 to 2



Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.22 External Interrupt \overline{INTi} (i = 0 to 4) Input, Key Input Interrupt \overline{KIi} (i = 0 to 3)

Symbol	Parameter	Stan	dard	Unit
Symbol	Falameter	Min.	Max.	Unit
tw(INH)	INTi input "H" width, Kli input "H" width	250 (1)	-	ns
tw(INL)	INTi input "L" width, Kli input "L" width	250 ⁽²⁾	_	ns

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Electrical Characteristics (4) [2.7 V \leq Vcc < 3.3 V] Table 5.24 (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition				Unit
-				Min.			-
lcc	(Vcc = 2.7 to 3.3 V) Single-chip mode,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	3.5	10	mA
	output pins are open, other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	7.5	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	15	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	-	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	4.0	_	mA
		XIN clock off High-speed on-chip oscillator on fOCO-F = 1 Low-speed on-chip oscillator on = 125 kHz Divide-by-8	High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	_	Typ. Max. Table integral integr	mA	
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	390	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, FMR27 = 1, VCA20 = 0	_	80	90 390 μι 80 400 μι 40 – μι	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	-	40	-	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	15	90	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	4	80	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	-	3.5	-	μA
		Stop mode	XIN clock off, $T_{OPT} = 25^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5.0	μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1	_	5.0 ⁽¹⁾	_	μΑ
			Peripheral clock off VCA27 = VCA26 = VCA25 = 0				

Notes:

Value when the program ROM capacity of the product is 16 Kbytes to 32 Kbytes.
 Value when the program ROM capacity of the product is 48 Kbytes to 128 Kbytes.

Table 5.27 Serial Interface	Table 5.27	Serial Interface
-----------------------------	------------	------------------

Symbol	Parameter	Standard			
Symbol	Falanielei	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	300	-	ns	
tW(CKH)	CLKi input "H" width	150	-	ns	
tW(CKL)	CLKi Input "L" width	150	-	ns	
td(C-Q)	TXDi output delay time	-	80	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	70	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 to 2



Figure 5.14 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.28 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter	Standa Min. 380 (1) 380 (2)	dard	Unit
Symbol	Falameter	Min.	Max.	Unit
tw(INH)	INTi input "H" width, Kli input "H" width	380 (1)	-	ns
tw(INL)	INTi input "L" width, Kli input "L" width	380 (2)	_	ns

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.



Figure 5.15 Input Timing Diagram for External Interrupt \overline{INTi} and Key Input Interrupt \overline{KIi} when Vcc = 3 V

Table 5.30Electrical Characteristics (6) [1.8 V \leq Vcc < 2.7 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standard	ł	Unit
Symbol	Falameter		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 1.8 to 2.7 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	2.2	_	mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	0.8		mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	2.5	10	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.7	-	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	_	1	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	300	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, FMR27 = 1, VCA20 = 0	_	80	350	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	40	0 300 0 350 0 - 5 90	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	15	90	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	4	80	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	3.5	-	μA
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5	μΑ
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1	_	5.0 ⁽¹⁾ 15 ⁽²⁾	-	μA
			Peripheral clock off VCA27 = VCA26 = VCA25 = 0				

Notes:

1. Value when the program ROM capacity of the product is 16 Kbytes to 32 Kbytes.

2. Value when the program ROM capacity of the product is 48 Kbytes to 128 Kbytes.

Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renease Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renease Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product for which the soften where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product of soften an application categorized as "Specific" for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product of uses of any expression product of the prior written consent of Renesas Electronics.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools
- personal electronic equipment; and industrial robots.
 "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically
 designed for life support.
- "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renease Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renease Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renease Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renease Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renease Electronics Corpo GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renease Electronics Corpo GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renease Electronics (Shanghai) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-12-827-1551, Fax: +86-21-6887-7859 Renease Electronics (Shanghai) Co., Ltd. 10n1 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 Renease Electronics Hong Kong Limited Unit 1801-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +88-2486-9318, Fax: +882-2486-9022/9044e, 1845-24817-9400, Fax: +882-2486-9022/9044e, 1945-063 Fu Shing North Road Taipei, Taiwan Tel: +882-2486-9300, Fax: +882-24175-9670 Renease Electronics Mangapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +68-2413-2400, Fax: +885-24175-9670 Renease Electronics Malaysia Sch.Bhd. Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9300, Fax: +882-355-9510 Renease Electronics Korea Co., Ltd. 11F, Samik Lavied or Bilde, Tou-27 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +82-2558-3737, Fax: +882-2-558-5141