



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	47
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	52-LQFP
Supplier Device Package	52-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2135ccnfp-50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.2 Product List

Table 1.3 lists Product List for R8C/35C Group, and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/35C Group.

Table 1.3 Product List for R8C/35C Group

# **Current of Aug 2010**

Part No.	ROM C	apacity	RAM	Package Type	Remarks
Pail No.	Program ROM	Data flash	Capacity	Package Type	Remarks
R5F21354CNFP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0052JA-A	N version
R5F21355CNFP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0052JA-A	
R5F21356CNFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0052JA-A	
R5F21357CNFP	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0052JA-A	
R5F21358CNFP	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0052JA-A	
R5F2135ACNFP	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0052JA-A	
R5F2135CCNFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0052JA-A	
R5F21354CDFP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0052JA-A	D version
R5F21355CDFP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0052JA-A	
R5F21356CDFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0052JA-A	
R5F21357CDFP	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0052JA-A	
R5F21358CDFP	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0052JA-A	
R5F2135ACDFP	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0052JA-A	
R5F2135CCDFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0052JA-A	




Figure 1.1 Part Number, Memory Size, and Package of R8C/35C Group

# 1.3 Block Diagram

Figure 1.2 shows a Block Diagram.




Figure 1.2 Block Diagram

# 1.5 Pin Functions

Tables 1.6 and 1.7 list Pin Functions.

Table 1.6 Pin Functions (1)

Item	Pin Name	I/O Type	Description	
Power supply input	VCC, VSS	-	Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin	
Analog power	AVCC, AVSS	_	Power supply for the A/D converter.	
supply input	AVCC, AVSS	_	Connect a capacitor between AVCC and AVSS.	
Reset input	RESET	I	Input "L" on this pin resets the MCU.	
MODE	MODE	I	Connect this pin to VCC via a resistor.	
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O Connect a ceramic resonator or a crystal oscillator between	
XIN clock output	XOUT	I/O	the XIN and XOUT pins <sup>(1)</sup> . To use an external clock, input i to the XOUT pin and leave the XIN pin open.	
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I.  Connect a crystal oscillator between the XCIN and XCO	
XCIN clock output	XCOUT	0	pins <sup>(1)</sup> . To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.	
INT interrupt input	INTO to INT4	I	INT interrupt input pins. INT0 is timer RB, RC and RD input pin.	
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins	
Timer RA	TRAIO	I/O	Timer RA I/O pin	
	TRAO	0	Timer RA output pin	
Timer RB	TRBO	0	Timer RB output pin	
Timer RC	TRCCLK	I	External clock input pin	
	TRCTRG	I	External trigger input pin	
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins	
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins	
	TRDCLK	I	External clock input pin	
Timer RE	TREO	0	Divided clock output pin	
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins	
	RXD0, RXD1, RXD2	I	Serial data input pins	
	TXD0, TXD1, TXD2	0	Serial data output pins	
	CTS2	I	Transmission control input pin	
	RTS2	0	Reception control output pin	
	SCL2	I/O	I <sup>2</sup> C mode clock I/O pin	
	SDA2	I/O	I <sup>2</sup> C mode data I/O pin	
I <sup>2</sup> C bus	SCL	I/O	Clock I/O pin	
	SDA	I/O	Data I/O pin	
SSU	SSI	I/O	Data I/O pin	
	SCS	I/O	Chip-select signal I/O pin	
	SSCK	I/O	Clock I/O pin	
	SSO	I/O	Data I/O pin	

I: Input

O: Output

I/O: Input and output

<sup>1.</sup> Refer to the oscillator manufacturer for oscillation characteristics.

Table 1.7 Pin Functions (2)

Item	Pin Name	I/O Type	Description
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter and D/A converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
	ADTRG	I	A/D external trigger input pin
D/A converter	DA0, DA1	0	D/A converter output pins
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins
	IVREF1, IVREF3	I	Comparator B reference voltage input pins
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P5_6, P5_7, P6_0 to P6_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually.  Any port set to input can be set to use a pull-up resistor or not by a program.  All ports can be used as LED drive ports.
Input port	P4_2	I	Input-only port

I: Input O: Output

I/O: Input and output

# 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

SFR Information (5) (1) Table 4.5

Address	Register	Symbol	After Reset
0100h	Timer RA Control Register	TRACR	00h
0100h	Timer RA I/O Control Register	TRAIOC	
			00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h	LIN Control Register 2	LINCR2	00h
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Ch	Timer RB Secondary Register	TRBSC	
			FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h		<u> </u>	†
0115h			+
0116h		1	+
0117h			
	Times DE Coond Data Register / Countar Data Register	TRESEC	006
0118h	Timer RE Second Data Register / Counter Data Register		00h
0119h	Timer RE Minute Data Register / Compare Data Register	TREMIN	00h
011Ah	Timer RE Hour Data Register	TREHR	00h
011Bh	Timer RE Day of Week Data Register	TREWK	00h
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Count Source Select Register	TRECSR	00001000b
011Fh	<u> </u>		
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0121h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0122h	Timer RC Status Register		01110000b
		TRCSR	
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
0127h			00h
0128h	Timer RC General Register A	TRCGRA	FFh
0129h			FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh			FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh	Times 110 Control (Cognition Co		FFh
	Timor PC Conoral Pagistor D	TDCCDD	FFh
012Eh	Timer RC General Register D	TRCGRD	
012Fh		TDOODO	FFh
0130h	Timer RC Control Register 2	TRCCR2	00011000b
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h	Timer RC Trigger Control Register	TRCADCR	00h
0134h			
0135h	Timer RD Control Expansion Register	TRDECR	00h
0136h	Timer RD Trigger Control Register	TRDADCR	00h
0137h	Timer RD Start Register	TRDSTR	11111100b
0138h	Timer RD Mode Register	TRDMR	00001110b
	Timer RD PWM Mode Register		
0139h		TRDPMR	10001000b
013Ah	Timer RD Function Control Register	TRDFCR	10000000b
013Bh	Timer RD Output Master Enable Register 1	TRDOER1	FFh
013Ch	Timer RD Output Master Enable Register 2	TRDOER2	01111111b
	T	TRDOCR	00h
013Dh	Timer RD Output Control Register		0011
013Dh 013Eh	Timer RD Output Control Register  Timer RD Digital Filter Function Select Register 0	TRDDF0	00h

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (6) (1) Table 4.6

Address   Register   Symbol   After Reset   Symbol   S	A d droco	Degister	Cumbal	After Deset
014th				
0.142h				
0143h         Timer RD Satus Register 0         TRDSR0         11100000b           0144h         Timer RD Interrupt Enable Register 0         TRDIERO         11100000b           0146h         Timer RD PWM Mode Output Level Control Register 0         TRDPOCR0         11111000b           0146h         Timer RD General Register A0         TRDGRA0         FFh           0148h         Timer RD General Register B0         TRDGRA0         FFh           0148h         Timer RD General Register B0         TRDGRB0         FFh           0148h         Timer RD General Register C0         TRDGRC0         FFh           0148h         Timer RD General Register C0         TRDGRC0         FFh           0148h         Timer RD General Register C0         TRDGRC0         FFh           0148h         Timer RD General Register C1         TRDGRC1         10001000b           0151h         Timer RD General Register C1         TRDGRC1         11000000b           0152h         Timer RD General Register C1         TRDGRC1         <				
0144h         Timer RD PWM Mode Output Level Control Register 0         TRDDCR0         111100000b           0146h         Timer RD DWM Mode Output Level Control Register 0         TRDO         00h           0146h         Timer RD Gounter 0         TRDO         00h           0147h         Timer RD General Register A0         TRDGRA0         FFh           0148h         Timer RD General Register B0         TRDGRA0         FFh           0144h         Timer RD General Register C0         TRDGRC0         FFh           0140h         Timer RD General Register C0         TRDGRC0         FFh           0140h         Timer RD General Register C0         TRDGRC0         FFh           0140h         Timer RD General Register O         TRDGRC0         FFh           0145h         Timer RD General Register O         TRDGRC0         FFh           0155h         Timer RD Interver Register O         TRDGRC1         TRDGRC1           0155h         Timer RD Interver Register O         TRDGRC1         TRDGRC1 <td></td> <td></td> <td></td> <td></td>				
0145h		Timer RD Status Register 0		
0146h				
00147h				
1914		Timer RD Counter 0	TRD0	
0149h				
1999   1999		Timer RD General Register A0	TRDGRA0	
0148h				
014Ch		Timer RD General Register B0	TRDGRB0	
014Ph				
0.14Eh		Timer RD General Register C0	TRDGRC0	
FFh				
Offsh		Timer RD General Register D0	TRDGRD0	
0151h   Timer RD I/O Control Register 01   TRDIORA1   10001000b     0152h   Timer RD I/O Control Register 1   TRDIORA1   10001000b     0153h   Timer RD I/O Control Register 1   TRDIORA1   11000000b     0154h   Timer RD I/O Control Register 1   TRDIORA1   11000000b     0155h   Timer RD PWM Mode Output Level Control Register 1   TRDIORA1   11110000b     0156h   Timer RD PWM Mode Output Level Control Register 1   TRDIORA1   TRDIORA1     0157h   Timer RD Counter 1   TRDIORA1   FFh     0157h   Timer RD General Register A1   TRDGRA1   FFh     0158h   Timer RD General Register B1   TRDGRA1   FFh     0158h   Timer RD General Register B1   TRDGRA1   FFh     0156h   Timer RD General Register C1   TRDGRC1   FFh     0156h   Timer RD General Register D1   TRDGRD1   FFh     0156h   Timer RD General Register D1   TRDGRD1   FFh     0156h   Timer RD General Register D1   TRDGRD1   FFh     0156h   UART1 Transmil/Receive Mode Register   U1MR   00h     00h   UART1 Bit Rate Register   U1MR   00h     0166h   UART1 Transmil/Receive Control Register 0   U1C0   0000100b     0166h   UART1 Transmil/Receive Control Register 1   U1C1   000000010b     0166h   UART1 Receive Buffer Register   U1RB   XXh     0169h   UART1 Receive Buffer Register   U1RB   XXh     0169h   UART1 Receive Buffer Register   U1RB   XXh     0169h   UART1 Transmil/Receive Control Register 1   U1C1   000000010b     0166h   UART1 Transmil/Receive Control Register 1   U1C1   000000010b     0166h   UART1 Transmil/Receive Control Register 1   U1C1   000000010b     0167h   U179h				
O152h   Timer RD I/O Control Register C1   TRDIORC1   10001000b				
O153h   Timer RD Status Register 1   TRDSR1   11000000b     O154h   Timer RD Interrupt Enable Register 1   TRDER1   11100000b     O155h   Timer RD PWM Mode Output Level Control Register 1   TRDPOCR1   11111000b     O157h   O158h   Timer RD Counter 1   TRDP OR   11111000b     O157h   O158h   Timer RD General Register A1   TRDGRA1   FFh     O158h   Timer RD General Register B1   TRDGRB1   FFh     O158h   Timer RD General Register B1   TRDGRB1   FFh     O158h   Timer RD General Register C1   TRDGRC1   FFh     O150h   Timer RD General Register D1   TRDGRC1   FFh     O158h   Timer RD General Register D1   TRDGRD1   FFh     O159h   Timer RD General Register D1   TRDGRD1   FFh     O169h   UART1 Transmit/Receive Mode Register   U1MR   O0h     O169h   UART1 Transmit/Receive Mode Register   U1MR   O0h     O163h   UART1 Transmit/Receive Control Register   U1TB   XXh     O163h   UART1 Transmit/Receive Control Register 0   U1C0   O000100b     O165h   UART1 Transmit/Receive Control Register 0   U1C1   O0000010b     O165h   UART1 Transmit/Receive Control Register 0   U1C1   O0000010b     O166h   UART1 Receive Buffer Register   U1RB   XXh     O167h   O167h   O167h   O167h   O168h   O16				
O154h   Timer RD Interrupt Enable Register 1   TRDIER1   11100000b   1150h   11mer RD PWM Mode Output Level Control Register 1   TRDPCR1   1111100b   1157h   100h   10157h   100h   10157h   100h   10157h   100h   10157h   100h   100h   10157h   100h   100h   100h   10157h   100h   100h   100h   10157h   100h   10158h				
O155h	0153h			
O155h		Timer RD Interrupt Enable Register 1	TRDIER1	11100000b
O156h   O157h   O158h   O159h   O160h   O161h   O160h   O161h   O160h   O161h   O160h   O162h   O160h   O162h   O160h   O162h   O160h   O162h   O160h   O162h   O160h   O160	0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0158h			TRD1	00h
0158h				00h
0159h         FFh           015Bh         Timer RD General Register B1         TRDGRB1         FFh           015Ch         Timer RD General Register C1         TRDGRC1         FFh           015Dh         Timer RD General Register D1         TRDGRD1         FFh           015Fh         Timer RD General Register D1         TRDGRD1         FFh           015Fh         O15Fh         TRDGRD1         FFh           015Ph         UART1 Transmit/Receive Mode Register         U1MR         00h           016th         UART1 Bit Rate Register         U1BRG         XXh           0162h         UART1 Transmit/Receive Control Register         U1TB         XXh           0163h         UART1 Transmit/Receive Control Register 0         U1C0         00001000b           0165h         UART1 Transmit/Receive Control Register 1         U1C1         00000010b           0167h         U3RT1 Receive Buffer Register         U1RB         XXh           0168h         U1RB         XXh           0169h         U1C1         00000010b           0168h         U1C1         00000010b           0168h         U1C1         00000010b           0168h         U1C1         U1C1           0169h         U1C1 </td <td></td> <td>Timer RD General Register A1</td> <td>TRDGRA1</td> <td>FFh</td>		Timer RD General Register A1	TRDGRA1	FFh
O15Ah				FFh
O15Bh		Timer RD General Register B1	TRDGRB1	
O15Ch				
O15Dh		Timer RD General Register C1	TRDGRC1	
O15Eh		Ĭ		
015Fh         UART1 Transmit/Receive Mode Register         U1MR         00h           0161h         UART1 Bit Rate Register         U1BRG         XXh           0162h         UART1 Transmit Buffer Register         U1TB         XXh           0163h         UART1 Transmit/Receive Control Register 0         U1C0         00001000b           0165h         UART1 Transmit/Receive Control Register 1         U1C1         00000010b           0166h         UART1 Receive Buffer Register         U1RB         XXh           0167h         U1RB         XXh           0168h         0169h         0160h           0166h         0166h         0166h           0166h         0166h         0166h           0167h         0170h         0170h           0170h         0171h         0172h           0172h         0173h         0173h           0173h         0175h         0175h           0176h         0177h         0177h           0178h         0179h         0177h           0178h         0170h         0170h           0170h         0170h         0170h		Timer RD General Register D1	TRDGRD1	
0160h         UART1 Fit Rate Register         U1MR         00h           0161h         UART1 Bit Rate Register         U1BRG         XXh           0162h         UART1 Transmit Buffer Register         U1TB         XXh           0163h         UART1 Transmit Buffer Register         U1C0         00001000b           0163h         UART1 Transmit/Receive Control Register 0         U1C0         0000100b           0165h         UART1 Transmit/Receive Control Register 1         U1C1         0000010b           0166h         UART1 Receive Buffer Register         U1RB         XXh           0167h         U1RB         XXh         XXh           0168h         U1RB         XXh         XXh           0169h         U1RB         XXh         XXh           0169h         U1RB         XXh         XXh           0160h         U1RB         XXh         XXh           0168h         U1RB         XXh         XXh           0169h         U1RB         XXh         XXh           0160h         U1RB         XXh         XXh           016bh         U1RB         XXh         XXh           016bh         U1CD         U1CD         U1CD         U1CD      <		Timor NE Contra Nogrator E i	111251121	
0161h		UART1 Transmit/Receive Mode Register	U1MR	
0162h			_	
0163h				
0164h   UART1 Transmit/Receive Control Register 0		or account Daniel Hogister	02	
0165h         UART1 Transmit/Receive Control Register 1         U1C1         00000010b           0166h         UART1 Receive Buffer Register         U1RB         XXh           0168h          XXh           0169h             016Ah             016Bh             016Ch             016Dh             016Eh             0170h             0171h             0173h             0175h             0177h             0178h             017Bh             017Ch             017Dh             017Dh             017Bh             017Ch             017Eh		IJART1 Transmit/Receive Control Register 0	LI1CO	00001000b
0166h         UART1 Receive Buffer Register         U1RB         XXh           0167h         XXh         XXh           0168h         Image: Control of the control				
0167h       XXh         0168h          0169h          016Ah          016Bh          016Ch          016Dh          016Eh          0170h          0171h          0172h          0173h          0175h          0176h          0177h          0178h          017Bh          017Ch          017Dh          017Eh				
0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0175h 0177h 0178h 0179h 0178h 0179h 0179h 0179h 0179h 0179h 0178h 0179h 0178h 0179h 0178h 0179h 0178h 0179h 0178h 0179h 0178h 0178h 0178h 0178h 0179h 0178h		DART TREESING Build Register	OINE	
0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0176h 0177h 0177h 0178h 0177h 0178h 0177h 0178h 0179h 017Ah 017Bh 017Ch				XXII
016Ah 016Bh 016Ch 016Dh 016Eh 016Fh 0170h 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0177h 0178h 0177h 0178h 0179h 0177h 0178h 0179h 0177h 0178h				
016Bh 016Ch 016Dh 016Eh 016Eh 0170h 0171h 0171h 0173h 0174h 0175h 0176h 0178h 0177h 0177h 0177h 0177h 0177h 0177h 0178h 0179h 0179h 0170h			-	-
016Ch       016Dh         016Eh       016Fh         0170h       0171h         0172h       0173h         0174h       0175h         0176h       0177h         0178h       0178h         0179h       017Ah         017Bh       017Ch         017Dh       017Dh				
016Dh 016Eh 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0178h 0178h 0178h 0178h 0170h 0178h 0170h 0178h				
016Eh 016Fh 0170h 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0177h 0178h 0177h 0178h 0170h				
016Fh         0170h         0171h         0172h         0173h         0174h         0175h         0176h         0177h         0178h         0179h         017Bh         017Ch         017Dh         017Eh				
0170h 0171h 0172h 0173h 0174h 0175h 0176h 0176h 0177h 0178h 0177h 0178h 0179h 0179h 017Ah 017Dh 017Dh 017Dh				
0171h 0172h 0173h 0173h 0174h 0175h 0176h 0177h 0178h 0178h 0179h 0178h 0179h 017Ah 017Bh 017Ch 017Dh 017Dh				
0172h 0173h 0174h 0175h 0176h 0177h 0177h 0178h 0179h 0179h 017Ah 017Ah 017Dh 017Ch 017Dh				
0173h 0174h 0175h 0176h 0177h 0178h 0178h 0179h 017Ah 017Bh 017Ch 017Ch 017Ch 017Dh				
0174h 0175h 0176h 0177h 0177h 0178h 0179h 017Ah 017Bh 017Ch 017Ch 017Dh 017Ch				
0175h 0176h 0177h 0178h 0178h 0179h 017Ah 017Bh 017Ch 017Dh 017Dh				
0176h 0177h 0178h 0179h 017Ah 017Bh 017Ch 017Dh 017Dh				
0177h 0178h 0179h 0179h 017Ah 017Bh 017Ch 017Dh 017Dh				
0178h 0179h 017Ah 017Bh 017Ch 017Dh 017Eh				
0179h 017Ah 017Bh 017Ch 017Dh 017Eh				
017Ah 017Bh 017Ch 017Dh 017Eh				
017Bh				
017Ch				
017Dh 017Eh				
017Eh				
017Fh	017Eh			
	017Fh			

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (7) (1) Table 4.7

A -1-1	Deviates	0	After Deset
Address	Register Timer RA Pin Select Register	Symbol TRASR	After Reset
0180h		TRBRCSR	00h 00h
0181h	Timer RB/RC Pin Select Register		
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h	Timer RD Pin Select Register 0	TRDPSR0	00h
0185h	Timer RD Pin Select Register 1	TRDPSR1	00h
0186h	Timer Pin Select Register	TIMSR	00h
0187h			
0188h	UART0 Pin Select Register	U0SR	00h
0189h	UART1 Pin Select Register	U1SR	00h
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh	5		
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h	The Full Million Fill Tollock Hogister	T II VOIX	0011
0191h			
0191h			
0192h	SS Bit Countar Pagistar	SSBR	11111000b
	SS Bit Counter Register		
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDR / ICDRT	FFh
0195h	SS Transmit Data Register H (2)	SSTDRH	FFh
0196h	SS Receive Data Register L / IIC bus Receive Data Register (2)	SSRDR / ICDRR	FFh
0197h	SS Receive Data Register H (2)	SSRDRH	FFh
0198h	SS Control Register H / IIC bus Control Register 1 (2)	SSCRH / ICCR1	00h
0199h	SS Control Register L / IIC bus Control Register 2 (2)	SSCRL / ICCR2	01111101b
		SSMR / ICMR	00010000b / 00011000b
019Ah	SS Mode Register / IIC bus Mode Register (2)		
019Bh	SS Enable Register / IIC bus Interrupt Enable Register (2)	SSER / ICIER	00h
019Ch	SS Status Register / IIC bus Status Register (2)	SSSR / ICSR	00h / 0000X000b
019Dh	SS Mode Register 2 / Slave Address Register (2)	SSMR2 / SAR	00h
019Eh	· ·		
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h	Flash Memory Status Register	FST	10000X00b
01B3h	, , , , , , , , , , , , , , , , , , ,		
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h	- I asi memory control regional 2	1 1711 12	3311
01B8h			
0.10011	1	1	
01B9h			
01B9h 01BAh			
01B9h 01BAh 01BBh			
01B9h 01BAh 01BBh 01BCh			
01B9h 01BAh 01BBh 01BCh 01BDh			
01B9h 01BAh 01BBh 01BCh			

Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. Selectable by the IICSEL bit in the SSUIICSR register.

SFR Information (9) (1) Table 4.9

Table 4.5	Of It information (5)		
Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C08h 2C09h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area DTC Transfer Vector Area		XXh XXh
2CUAII	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h	2.0 0011110124140	2.020	XXh
2C42h			XXh
2C43h			XXh
2C44h			XXh
2C45h			XXh
2C46h			XXh
2C47h			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h			XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h			XXh
2C5Ah			XXh
2C5Bh			XXh
2C5Ch			XXh
2C5Dh			XXh
2C5Eh			XXh XXh
2C5Fh	DTC Control Data 4	DTCD4	
2C60h	DTC Control Data 4	D1CD4	XXh
2C61h 2C62h			XXh XXh
2C62h			XXh
2C64h			XXh
2C65h			XXh
2C66h			XXh
2C67h			XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h	DIO Contitui Data 3	DICDS	XXh
2C69h			XXh
2C6Bh			XXh
2C6Ch			XXh
2C6Dh			XXh
2C6Eh			XXh
2C6Fh			XXh
ZOUFII			\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (10) (1) **Table 4.10** 

Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h	DTO CONTO Data o	B1680	XXh
2C72h	-		XXh
2C73h	-		XXh
2C73h	-		XXh
2C7411	-		XXh
2C76h	-		XXh
	4		XXh
2C77h 2C78h	DTC Control Data 7	DTCD7	XXh
	DTC Control Data 7	ысы	
2C79h	4		XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h			XXh
2C82h			XXh
2C83h			XXh
2C84h			XXh
2C85h			XXh
2C86h			XXh
2C87h			XXh
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h			XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h	1		XXh
2C93h	†		XXh
2C94h	†		XXh
2C95h	†		XXh
2C96h	1		XXh
2C97h	-		XXh
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h	DTC Control Bata 11	BIGBII	XXh
2C9Ah	-		XXh
2C9An	-		XXh
2C9Bn	-		XXh
2C9Ch	-		XXh
	-		XXh
2C9Eh	4		
2C9Fh	DTC Control Data 12	DTCD42	XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h	-		XXh
2CA2h			XXh
2CA3h			XXh
2CA4h			XXh
2CA5h			XXh
2CA6h			XXh
2CA7h			XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h			XXh
2CAAh	1		XXh
2CABh	1		XXh
2CACh	1		XXh
2CADh	1		XXh
2CAEh	1		XXh
2CAFh	1		XXh
Y: Undefined	1		1,3731

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

R8C/35C Group 5. Electrical Characteristics

Table 5.4 D/A Converter Characteristics

Symbol	Parameter	Condition	Standard			Unit
Symbol	Faranielei	Condition	Min.	Тур.	Max.	Offic
_	Resolution		=	_	8	Bit
_	Absolute accuracy		-	-	2.5	LSB
tsu	Setup time		-	-	3	μs
Ro	Output resistor		-	6	-	kΩ
lVref	Reference power input current	(Note 2)	-	-	1.5	mA

#### Notes:

- 1. Vcc/AVcc = Vref = 2.7 to 5.5 V and Topr = -20 to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), unless otherwise specified.
- 2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

 Table 5.5
 Comparator B Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Faranietei	Condition	Min.	Тур.	Max.	Offic
Vref	IVREF1, IVREF3 input reference voltage		0	-	Vcc - 1.4	V
Vı	IVCMP1, IVCMP3 input voltage		-0.3	=	Vcc + 0.3	V
_	Offset		-	5	100	mV
td	Comparator output delay time (2)	Vı = Vref ± 100 mV	-	0.1	1	μS
Ісмр	Comparator operating current	Vcc = 5.0 V	-	17.5	=	μΑ

- 1. VCC = 2.7 to 5.5 V,  $T_{opr} = -20$  to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. When the digital filter is disabled.

5. Electrical Characteristics R8C/35C Group

Table 5.6 Flash Memory (Program ROM) Electrical Characteristics

Symbol	Parameter	Conditions		I India		
Symbol			Min.	Тур.	Max.	Unit
=	Program/erase endurance (2)		1,000 (3)	=	=	times
_	Byte program time		-	80	500	μS
_	Block erase time		-	0.3	-	S
td(SR-SUS)	Time delay from suspend request until suspend		-	_	5+CPU clock × 3 cycles	ms
=	Interval from erase start/restart until following suspend request		0	=	-	μS
=	Time from suspend until erase restart		=	=	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		=	=	30+CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	_	5.5	V
=	Read voltage		1.8	-	5.5	V
=	Program, erase temperature		0	-	60	°C
=	Data hold time (7)	Ambient temperature = 55°C	20	=	-	year

- Notes:
  1. Vcc = 2.7 to 5.5 V and Topr = 0 to 60°C, unless otherwise specified.
  - 2. Definition of programming/erasure endurance
    - The programming and erasure endurance is defined on a per-block basis.
    - If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
    - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
  - 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
  - 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
  - 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
  - 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
  - 7. The data hold time includes time that the power supply is off or the clock is not supplied.

R8C/35C Group 5. Electrical Characteristics

Symbol	Davamatar	Condition		Lloit		
	Parameter	Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level Vdet2_0	At the falling of Vcc	3.70	4.00	4.30	V
_	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		-	0.10	-	V
_	Voltage detection 2 circuit response time (2)	At the falling of Vcc from 5 V to (Vdet2_0 - 0.1) V	-	20	150	μS
_	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	_	1.7	_	μА
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		-	_	100	μS

### Notes:


- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.11 Power-on Reset Circuit (2)

Symbol	Parameter	Condition		Unit		
	Parameter	Condition	Min.	Тур.	Max.	Offic
trth	External power Vcc rise gradient	(1)	0	_	50,000	mV/msec

#### Notes:

- 1. The measurement condition is Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



- Vdeto indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of User's Manual: Hardware (REJ09B0567) for details.
- 2. tw(por) indicates the duration the external power Vcc must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more.

Figure 5.3 Power-on Reset Circuit Electrical Characteristics

R8C/35C Group 5. Electrical Characteristics




Figure 5.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)

Table 5.17 Electrical Characteristics (1) [4.2 V  $\leq$  Vcc  $\leq$  5.5 V]

Cumbal	Parameter		Condition		Standard			Unit
Symbol					Min.	Тур.	Max.	Unit
Vон	Output "H"	Other than XOUT	Drive capacity High Vcc = 5 V	Iон = −20 mA	Vcc - 2.0	-	Vcc	V
	voltage		Drive capacity Low Vcc = 5 V	Iон = −5 mA	Vcc - 2.0	_	Vcc	V
		XOUT	Vcc = 5 V	$IOH = -200 \mu A$	1.0	_	Vcc	V
Vol	Output "L"	Other than XOUT	Drive capacity High Vcc = 5 V	IoL = 20 mA	_	_	2.0	V
	voltage		Drive capacity Low Vcc = 5 V	IoL = 5 mA	=	=	2.0	V
		XOUT	Vcc = 5 V	IoL = 200 μA	-	-	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOCO, TRCTRG, TRCCLK, ADTRG, RXDO, RXD1, RXD2, CLKO, CLK1, CLK2, SSI, SCL, SDA, SSO RESET			0.1	1.2	_	V
Iн	Input "H" cu		VI = 5 V, Vcc = 5.0 V		_		5.0	μА
IIH IIL	Input "L" cu		VI = 0 V, Vcc = 5.0 V				-5.0	μΑ
RPULLUP	Pull-up resi		VI = 0 V, VCC = 5.0 V VI = 0 V, VCC = 5.0 V		25	50	100	μA kΩ
RESIL	Feedback	XIN	VI = U V, VCC = 5.0 V		_	0.3	100	MΩ
INIAIN	resistance	Ally			_	0.5		1017 5
RfXCIN	Feedback resistance	XCIN			-	8	=	МΩ
VRAM	RAM hold v	oltage	During stop mode		1.8	=	_	V

<sup>1.</sup>  $4.2 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$  and  $\text{Topr} = -20 \text{ to } 85^{\circ}\text{C}$  (N version) /  $-40 \text{ to } 85^{\circ}\text{C}$  (D version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.18 Electrical Characteristics (2) [3.3 V  $\leq$  Vcc  $\leq$  5.5 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition	Min.	Standard Typ.	Max.	Unit
Icc	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6.5	15	mA
	Single-chip mode, output pins are open, other pins		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	=	5.3	12.5	mA
are	are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.6		mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	ı	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.2		mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5		mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	7.0	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0		mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16, MSTIIC = MSTTRD = MSTTRC = 1	=	1		mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	400	μА
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, FMR27 = 1, VCA20 = 0	-	85	400	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	-	47		μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	15	100	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	4	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	3.5	-	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1, Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	2.0	5.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1, Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	5.0 <sup>(1)</sup>	-	μА

- 1. Value when the program ROM capacity of the product is 16 Kbytes to 32 Kbytes.
- 2. Value when the program ROM capacity of the product is 48 Kbytes to 128 Kbytes.

<b>Table</b>	5.21	Serial I	nterface

Symbol	Parameter	Stan	Unit	
	Parameter		Max.	Ullit
tc(CK)	CLKi input cycle time	200	=	ns
tw(ckh)	CLKi input "H" width		-	ns
tW(CKL)	CLKi input "L" width	100	-	ns
td(C-Q)	TXDi output delay time	=	50	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	50	-	ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0 to 2




Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.22 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter		Standard		
			Max.	Unit	
tw(INH)	ĪNTi input "H" width, Kli input "H" width	250 (1)	-	ns	
tw(INL)	ĪNTi input "L" width, Kli input "L" width		-	ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the  $\overline{\text{INTi}}$  input filter select bit, use an  $\overline{\text{INTi}}$  input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.11 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 5 V

<b>Table</b>	5 27	Serial	Interface

Symbol	Parameter	Stan	Unit	
	Falameter		Max.	Offic
tc(CK)	CLKi input cycle time		-	ns
tW(CKH)	CLKi input "H" width		-	ns
tW(CKL)	CLKi Input "L" width		-	ns
td(C-Q)	TXDi output delay time	-	80	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	70	-	ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0 to 2




Figure 5.14 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.28 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter		Standard		
			Max.	Unit	
tW(INH)	ĪNTi input "H" width, Kli input "H" width	380 (1)	-	ns	
tW(INL)	NTi input "L" width, Kli input "L" width		-	ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the  $\overline{\text{INTi}}$  input filter select bit, use an  $\overline{\text{INTi}}$  input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.15 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 3 V

Table 5.30 Electrical Characteristics (6) [1.8 V  $\leq$  Vcc < 2.7 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	neter Condition		Standard			Unit
Symbol	raiametei		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 1.8 to 2.7 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	=	2.2	=	mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	0.8	ı	mA
		High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on e 125 kHz No division	-	2.5	10	mA	
		mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.7	-	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	-	1	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	300	μА
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, FMR27 = 1, VCA20 = 0	=	80	350	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	40		μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	15	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	4	80	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	=	3.5	=	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off	_	5.0 <sup>(1)</sup>	-	μА

- 1. Value when the program ROM capacity of the product is 16 Kbytes to 32 Kbytes.
- 2. Value when the program ROM capacity of the product is 48 Kbytes to 128 Kbytes.

# General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

#### 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 In a finished product where the reset signal is applied to the external reset pin, the states

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

## 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

# 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.