

#### Welcome to E-XFL.COM

### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

## Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

### Details

Product Status	Obsolete
Core Processor	PowerPC G4
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	1.6GHz
Co-Processors/DSP	Multimedia; SIMD
RAM Controllers	-
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	1.5V, 1.8V, 2.5V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	360-CLGA, FCCLGA
Supplier Device Package	360-FCCLGA (25x25)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc7448vs1600ld

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





- Monitors all dispatched instructions and retires them in order
- Tracks unresolved branches and flushes instructions after a mispredicted branch
- Retires as many as three instructions per clock cycle
- Separate on-chip L1 instruction and data caches (Harvard architecture)
  - 32-Kbyte, eight-way set-associative instruction and data caches
  - Pseudo least-recently-used (PLRU) replacement algorithm
  - 32-byte (eight-word) L1 cache block
  - Physically indexed/physical tags
  - Cache write-back or write-through operation programmable on a per-page or per-block basis
  - Instruction cache can provide four instructions per clock cycle; data cache can provide four words per clock cycle
  - Caches can be disabled in software.
  - Caches can be locked in software.
  - MESI data cache coherency maintained in hardware
  - Separate copy of data cache tags for efficient snooping
  - Parity support on cache
  - No snooping of instruction cache except for **icbi** instruction
  - Data cache supports AltiVec LRU and transient instructions
  - Critical double- and/or quad-word forwarding is performed as needed. Critical quad-word forwarding is used for AltiVec loads and instruction fetches. Other accesses use critical double-word forwarding.
- Level 2 (L2) cache interface
  - On-chip, 1-Mbyte, eight-way set-associative unified instruction and data cache
  - Cache write-back or write-through operation programmable on a per-page or per-block basis
  - Parity support on cache tags
  - ECC or parity support on data
  - Error injection allows testing of error recovery software
- Separate memory management units (MMUs) for instructions and data
  - 52-bit virtual address, 32- or 36-bit physical address
  - Address translation for 4-Kbyte pages, variable-sized blocks, and 256-Mbyte segments
  - Memory programmable as write-back/write-through, caching-inhibited/caching-allowed, and memory coherency enforced/memory coherency not enforced on a page or block basis
  - Separate IBATs and DBATs (eight each) also defined as SPRs
  - Separate instruction and data translation lookaside buffers (TLBs)
    - Both TLBs are 128-entry, two-way set-associative and use an LRU replacement algorithm.
    - TLBs are hardware- or software-reloadable (that is, a page table search is performed in hardware or by system software on a TLB miss).



# **4** General Parameters

The following list summarizes the general parameters of the MPC7448:

Technology	90 nm CMOS S	90 nm CMOS SOI, nine-layer metal		
Die size	$8.0 \text{ mm} \times 7.3 \text{ m}$	m		
Transistor count	90 million			
Logic design	Mixed static and	d dynamic		
Packages	Surface mount 3	Surface mount 360 ceramic ball grid array (HCTE)		
	Surface mount 3	360 ceramic land grid array (HCTE)		
	Surface mount 3	360 ceramic ball grid array with lead-free spheres (HCTE)		
Core power supply	1.30 V	(1700 MHz device)		
	1.25 V	(1600 MHz device)		
	1.20 V	(1420 MHz device)		
	1.15 V	(1000 MHz device)		
I/O power supply	1.5 V, 1.8 V, or	2.5 V		

# 5 Electrical and Thermal Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC7448.

# 5.1 DC Electrical Characteristics

The tables in this section describe the MPC7448 DC electrical characteristics. Table 2 provides the absolute maximum ratings. See Section 9.2, "Power Supply Design and Sequencing," for power sequencing requirements.

Characteristic			Maximum Value	Unit	Notes
Core supply voltage		V <sub>DD</sub>	-0.3 to 1.4	V	2
PLL supply voltage		AV <sub>DD</sub>	-0.3 to 1.4	V	2
Processor bus supply voltage	I/O Voltage Mode = 1.5 V	OV <sub>DD</sub>	-0.3 to 1.8	V	3
	I/O Voltage Mode = 1.8 V		-0.3 to 2.2		3
	I/O Voltage Mode = 2.5 V		-0.3 to 3.0		3
Input voltage	Processor bus	V <sub>in</sub>	-0.3 to OV <sub>DD</sub> + 0.3	V	4
	JTAG signals	V <sub>in</sub>	–0.3 to OV <sub>DD</sub> + 0.3	V	
Storage temperature range		T <sub>stg</sub>	– 55 to 150	•C	

Table 2. Absolute Maximum Ratings <sup>1</sup>

### Notes:

1. Functional and tested operating conditions are given in Table 4. Absolute maximum ratings are stress ratings only and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.

- 2. See Section 9.2, "Power Supply Design and Sequencing" for power sequencing requirements.
- 3. Bus must be configured in the corresponding I/O voltage mode; see Table 3.
- 4. Caution: V<sub>in</sub> must not exceed OV<sub>DD</sub> by more than 0.3 V at any time including during power-on reset except as allowed by the overshoot specifications. V<sub>in</sub> may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.

### **Electrical and Thermal Characteristics**

Table 4 provides the recommended operating conditions for the MPC7448 part numbers described by this document; see Section 11.1, "Part Numbers Fully Addressed by This Document," for more information. See Section 9.2, "Power Supply Design and Sequencing" for power sequencing requirements.

			Recommended Value							Unit	Notos	
	Characteristic	Symbol	1000	MHz	1420	) MHz	1600	) MHz	1700	MHz	Unit	NOLES
			Min	Max	Min	Max	Min	Max	Min	Max		
Core suppl	y voltage	V <sub>DD</sub>	1.15 V	± 50 mV	1.2 V ±	± 50 mV	1.25 V	± 50 mV	1.3 \ - 50	/ +20/ ) mV	V	3, 4, 5
PLL supply	voltage	AV <sub>DD</sub>	1.15 V	± 50 mV	1.2 V ±	± 50 mV	1.25 V	± 50 mV	1.3 \ - 50	/ +20/ ) mV	V	2, 3, 4
Processor	I/O Voltage Mode = 1.5 V	OV <sub>DD</sub>	1.5 V	′ ± 5%	1.5 V	′ ± 5%	1.5 V	′ ± 5%	1.5 V	′ ± 5%	V	4
supply	I/O Voltage Mode = 1.8 V		1.8 V	′ ± 5%	1.8 V	′ ± 5%	1.8 V	′ ± 5%	1.8 V	′ ± 5%		4
voltage	I/O Voltage Mode = 2.5 V		2.5 V	′ ± 5%	2.5 V	′ ± 5%	2.5 V	′ ± 5%	2.5 V	′ ± 5%		4
Input	Processor bus	V <sub>in</sub>	GND	$OV_{DD}$	GND	$OV_{DD}$	GND	$OV_{DD}$	GND	$OV_DD$	V	
voitage	JTAG signals	V <sub>in</sub>	GND	$OV_{DD}$	GND	$OV_{DD}$	GND	$OV_{DD}$	GND	$OV_DD$		
Die-junction	n temperature	Тj	0	105	0	105	0	105	0	105	•C	6

## Table 4. Recommended Operating Conditions<sup>1</sup>

### Notes:

1. These are the recommended and tested operating conditions.

2. This voltage is the input to the filter discussed in Section 9.2.2, "PLL Power Supply Filtering," and not necessarily the voltage at the AV<sub>DD</sub> pin, which may be reduced from V<sub>DD</sub> by the filter.

3. Some early devices supported voltage and frequency derating whereby VDD (and AVDD) could be reduced to reduce power consumption. This feature has been superseded and is no longer supported. See Section 5.3, "Voltage and Frequency Derating," for more information.

4. Caution: Power sequencing requirements must be met; see Section 9.2, "Power Supply Design and Sequencing".

- 5. Caution: See Section 9.2.3, "Transient Specifications" for information regarding transients on this power supply.
- 6. For information on extended temperature devices, see Section 11.2, "Part Numbers Not Fully Addressed by This Document."



### **Electrical and Thermal Characteristics**

when running a typical benchmark at temperatures in a typical system. The Full-Power Mode–Thermal value is intended to represent the sustained power consumption of the device when running a typical code sequence at high temperature and is recommended to be used as the basis for designing a thermal solution; see Section 9.7, "Power and Thermal Management Information" for more information on thermal solutions. The Full-Power Mode–Maximum value is recommended to be used for power supply design because this represents the maximum peak power draw of the device that a power supply must be capable of sourcing without voltage droop. For information on power consumption when dynamic frequency switching is enabled, see Section 9.7.5, "Dynamic Frequency Switching (DFS)."

	Die Junction	Maximum Pr	Maximum Processor Core Frequency (Speed Grade, MHz)				Netze
	Temperature (T <sub>j</sub> )	1000 MHz	1420 MHz	1600 MHz	1700 MHz	Unit	Notes
			Full-Power M	lode			
Typical	65 <b>•C</b>	15.0	19.0	20.0	21.0	W	1, 2
Thermal	105 <b>•C</b>	18.6	23.3	24.4	25.6	W	1, 5
Maximum	105 <b>•C</b>	21.6	27.1	28.4	29.8	W	1, 3
			Nap Mod	e	·		
Typical	105 <b>•C</b>	11.1	11.8	13.0	13.0	W	1, 6
			Sleep Mod	le			
Typical	105 <b>•</b> C	10.8	11.4	12.5	12.5	W	1, 6
Deep Sleep Mode (PLL Disabled)							
Typical	105 <b>•C</b>	10.4	11.0	12.0	12.0	W	1, 6

### Table 7. Power Consumption for MPC7448 at Maximum Rated Frequency

Notes:

- These values specify the power consumption for the core power supply (V<sub>DD</sub>) at nominal voltage and apply to all valid processor bus frequencies and configurations. The values do not include I/O supply power (OV<sub>DD</sub>) or PLL supply power (AV<sub>DD</sub>). OV<sub>DD</sub> power is system dependent but is typically < 5% of V<sub>DD</sub> power. Worst case power consumption for AV<sub>DD</sub> < 13 mW. Freescale also offers MPC7448 part numbers that meet lower power consumption specifications; for more information on these devices, see Section 11.2, "Part Numbers Not Fully Addressed by This Document."
- 2. Typical power consumption is an average value measured with the processor operating at its rated maximum processor core frequency (except for Deep Sleep Mode), at nominal recommended V<sub>DD</sub> (see Table 4) and 65°C while running the Dhrystone 2.1 benchmark and achieving 2.3 Dhrystone MIPs/MHz. This parameter is not 100% tested but periodically sampled.b
- 3. Maximum power consumption is the average measured with the processor operating at its rated maximum processor core frequency, at nominal V<sub>DD</sub> and maximum operating junction temperature (see Table 4) while running an entirely cache-resident, contrived sequence of instructions to keep all the execution units maximally busy.
- 4. Doze mode is not a user-definable state; it is an intermediate state between full-power and either nap or sleep mode. As a result, power consumption for this mode is not tested.
- Thermal power consumption is an average value measured at the nominal recommended V<sub>DD</sub> (see Table 4) and 105 °C while running the Dhrystone 2.1 benchmark and achieving 2.3 Dhrystone MIPs/MHz. This parameter is not 100% tested but periodically sampled.
- 6. Typical power consumption for these modes is measured at the nominal recommended V<sub>DD</sub> (see Table 4) and 105 °C in the mode described. This parameter is not 100% tested but is periodically sampled.



# 5.2 AC Electrical Characteristics

This section provides the AC electrical characteristics for the MPC7448. After fabrication, functional parts are sorted by maximum processor core frequency as shown in Section 5.2.1, "Clock AC Specifications," and tested for conformance to the AC specifications for that frequency. The processor core frequency, determined by the bus (SYSCLK) frequency and the settings of the PLL\_CFG[0:5] signals, can be dynamically modified using dynamic frequency switching (DFS). Parts are sold by maximum processor core frequency; see Section 11, "Part Numbering and Marking," for information on ordering parts. DFS is described in Section 9.7.5, "Dynamic Frequency Switching (DFS)."

# 5.2.1 Clock AC Specifications

Table 8 provides the clock AC timing specifications as defined in Figure 3 and represents the tested operating frequencies of the devices. The maximum system bus frequency, f<sub>SYSCLK</sub>, given in Table 8, is considered a practical maximum in a typical single-processor system. This does not exclude multi-processor systems, but these typically require considerably more design effort to achieve the maximum rated bus frequency. The actual maximum SYSCLK frequency for any application of the MPC7448 will be a function of the AC timings of the microprocessor(s), the AC timings for the system controller, bus loading, circuit board topology, trace lengths, and so forth, and may be less than the value given in Table 8.



Figure 3 provides the SYSCLK input timing diagram.



 $V_{M}$  = Midpoint Voltage (OV<sub>DD</sub>/2)

Figure 3. SYSCLK Input Timing Diagram

## 5.2.2 **Processor Bus AC Specifications**

Table 9 provides the processor bus AC timing specifications for the MPC7448 as defined in Figure 4 and Figure 5.

## Table 9. Processor Bus AC Timing Specifications<sup>1</sup>

At recommended operating conditions. See Table 4.

Parameter	Symbol <sup>2</sup>	All Spee	d Grades	Unit	Notes
Falameter	Symbol	Min	Мах	Unit	Notes
Input setup times: A[0:35], AP[0:4] D[0:63], DP[0:7] AACK, ARTRY, BG, CKSTP_IN, DBG, DTI[0:3], GBL, TT[0:4], QACK, TA, TBEN, TEA, TS, EXT_QUAL, PMON_IN, SHD[0:1]	<sup>t</sup> avkh t <sub>D</sub> vkh <sup>t</sup> ivkh	1.5 1.5 1.5	—	ns	
BMODE[0:1], BVSEL[0:1]	t <sub>MVKH</sub>	1.5	—		8
Input hold times: A[0:35], AP[0:4] D[0:63], DP[0:7] AACK, ARTRY, BG, CKSTP_IN, DBG, DTI[0:3], GBL, TT[0:4], QACK, TA, TBEN, TEA, TS, EXT_QUAL, PMON_IN,	t <sub>АХКН</sub> t <sub>DXKH</sub> tixkh	0 0 0	 	ns	 
BMODE[0:1], BVSEL[0:1]	t <sub>MXKH</sub>	0	—		8
Output valid times: A[0:35], AP[0:4] D[0:63], DP[0:7] BR, CI, DRDY, GBL, HIT, PMON_OUT, QREQ, TBST, SIZ[0:2], TT[0:4], WT	<sup>t</sup> khav <sup>t</sup> khdv <sup>t</sup> khov		1.8 1.8 1.8	ns	
TS ARTRY, SHD[0:1]	t <sub>KHTSV</sub> t <sub>KHARV</sub>	_	1.8 1.8		
Output hold times: A[0:35], AP[0:4] D[0:63], DP[0:7] BR, CI, DRDY, GBL, HIT, PMON_OUT, QREQ, TBST, TSIZ[0:2], TT[0:4], WT TS	<sup>t</sup> кнах <sup>t</sup> кндх <sup>t</sup> кнох <sup>t</sup> кнтsx	0.5 0.5 0.5	 	ns	
	<sup>t</sup> KHARX	0.5	—		F
STOCK to output enable	<sup>I</sup> KHOE	0.5	—	ns	5



**Pinout Listings** 

Signal Name	Pin Number	Active	I/O	Notes
A[0:35]	E11, H1, C11, G3, F10, L2, D11, D1, C10, G2, D12, L3, G4, T2, F4, V1, J4, R2, K5, W2, J2, K4, N4, J3, M5, P5, N3, T1, V2, U1, N5, W1, B12, C4, G10, B11	High	I/O	2
AACK	R1	Low	Input	
AP[0:4]	C1, E3, H6, F5, G7	High	I/O	2
ARTRY	N2	Low	I/O	3
AV <sub>DD</sub>	A8	_	Input	
BG	M1	Low	Input	
BMODE0	G9	Low	Input	4
BMODE1	F8	Low	Input	5
BR	D2	Low	Output	
BVSEL0	B7	High	Input	1,6
BVSEL1	E10	High	Input	1, 20
CI	J1	Low	Output	
CKSTP_IN	A3	Low	Input	
CKSTP_OUT	B1	Low	Output	
CLK_OUT	H2	High	Output	
D[0:63]	R15, W15, T14, V16, W16, T15, U15, P14, V13, W13, T13, P13, U14, W14, R12, T12, W12, V12, N11, N10, R11, U11, W11, T11, R10, N9, P10, U10, R9, W10, U9, V9, W5, U6, T5, U5, W7, R6, P7, V6, P17, R19, V18, R18, V19, T19, U19, W19, U18, W17, W18, T16, T18, T17, W3, V17, U4, U8, U7, R7, P6, R8, W8, T8	High	I/O	
DBG	M2	Low	Input	
DFS2	A12	Low	Input	20, 21
DFS4	B6	Low	Input	12, 20, 21
DP[0:7]	T3, W4, T4, W9, M6, V3, N8, W6	High	I/O	
DRDY	R3	Low	Output	7
DTI[0:3]	G1, K1, P1, N1	High	Input	8
EXT_QUAL	A11	High	Input	9
GBL	E2	Low	I/O	
GND	B5, C3, D6, D13, E17, F3, G17, H4, H7, H9, H11, H13, J6, J8, J10, J12, K7, K3, K9, K11, K13, L6, L8, L10, L12, M4, M7, M9, M11, M13, N7, P3, P9, P12, R5, R14, R17, T7, T10, U3, U13, U17, V5, V8, V11, V15		_	
GND	A17, A19, B13, B16, B18, E12, E19, F13, F16, F18, G19, H18, J14, L14, M15, M17, M19, N14, N16, P15, P19	_	—	15
GND_SENSE	G12, N13	—	—	19
ПТ	B2	Low	Output	7
HRESET	D8	Low	Input	
INT	D4	Low	Input	
L1_TSTCLK	G8	High	Input	9
L2_TSTCLK	B3	High	Input	10

Table 11. Pinout	Listing for the	e MPC7448, 36	0 HCTE Package



Signal Name	Pin Number	Active	I/O	Notes
LVRAM	B10	_	_	12, 20, 22
NC (no connect)	A6, A14, A15, B14, B15, C14, C15, C16, C17, C18, C19, D14, D15, D16, D17, D18, D19, E14, E15, F14, F15, G14, G15, H15, H16, J15, J16, J17, J18, J19, K15, K16, K17, K18, K19, L15, L16, L17, L18, L19	_	_	11
LSSD_MODE	E8	Low	Input	6, 12
MCP	C9	Low	Input	
OV <sub>DD</sub>	B4, C2, C12, D5, F2, H3, J5, K2, L5, M3, N6, P2, P8, P11, R4, R13, R16, T6, T9, U2, U12, U16, V4, V7, V10, V14	—	—	
OVDD_SENSE	E18, G18		—	16
PLL_CFG[0:4]	B8, C8, C7, D7, A7	High	Input	
PLL_CFG[5]	D10	High	Input	9, 20
PMON_IN	D9	Low	Input	13
PMON_OUT	A9	Low	Output	
QACK	G5	Low	Input	
QREQ	P4	Low	Output	
SHD[0:1]	E4, H5	Low	I/O	3
SMI	F9	Low	Input	
SRESET	A2	Low	Input	
SYSCLK	A10		Input	
TA	К6	Low	Input	
TBEN	E1	High	Input	
TBST	F11	Low	Output	
ТСК	C6	High	Input	
TDI	B9	High	Input	6
TDO	A4	High	Output	
TEA	L1	Low	Input	
TEMP_ANODE	N18	—	—	17
TEMP_CATHODE	N19		—	17
TMS	F1	High	Input	6
TRST	A5	Low	Input	6, 14
TS	L4	Low	I/O	3
TSIZ[0:2]	G6, F7, E7	High	Output	
TT[0:4]	E5, E6, F6, E9, C5	High	I/O	
WT	D3	Low	Output	
V <sub>DD</sub>	H8, H10, H12, J7, J9, J11, J13, K8, K10, K12, K14, L7, L9, L11, L13, M8, M10, M12	—	—	
V <sub>DD</sub>	A13, A16, A18, B17, B19, C13, E13, E16, F12, F17, F19, G11, G16, H14, H17, H19, M14, M16, M18, N15, N17, P16, P18	_	_	15

Table 11. Pinout Listing for the MPC744	8, 360 HCTE Package (continued)
---	---------------------------------



## Table 11. Pinout Listing for the MPC7448, 360 HCTE Package (continued)

Signal Name	Pin Number	Active	I/O	Notes
VDD_SENSE	G13, N12			18

### Notes:

1.  $OV_{DD}$  supplies power to the processor bus, JTAG, and all control signals, and is configurable. ( $V_{DD}$  supplies power to the processor core, and  $AV_{DD}$  supplies power to the PLL after filtering from  $V_{DD}$ ). To program the I/O voltage, see Table 3. If used, the pull-down resistor should be less than 250  $\Omega$ . Because these settings may change in future products, it is recommended BVSEL[0:1] be configured using resistor options, jumpers, or some other flexible means, with the capability to reconfigure the termination of this signal in the future if necessary. For actual recommended value of  $V_{in}$  or supply voltages see Table 4.

2. Unused address pins must be pulled down to GND and corresponding address parity pins pulled up to OV<sub>DD</sub>.

3. These pins require weak pull-up resistors (for example, 4.7 KΩ) to maintain the control signals in the negated state after they have been actively negated and released by the MPC7448 and other bus masters.

4. This signal selects between MPX bus mode (asserted) and 60x bus mode (negated) and will be sampled at HRESET going high.

5. This signal must be negated during reset, by pull-up resistor to OV<sub>DD</sub> or negation by ¬HRESET (inverse of HRESET), to ensure proper operation.

6. Internal pull up on die.

7. Not used in 60x bus mode.

8. These signals must be pulled down to GND if unused, or if the MPC7448 is in 60x bus mode.

9. These input signals are for factory use only and must be pulled down to GND for normal machine operation.

10. This test signal is recommended to be tied to HRESET; however, other configurations will not adversely affect performance.

11. These signals are for factory use only and must be left unconnected for normal machine operation. Some pins that were NCs on the MPC7447, MPC7445, and MPC7441 have now been defined for other purposes.

- 12. These input signals are for factory use only and must be pulled up to OV<sub>DD</sub> for normal machine operation.
- 13. This pin can externally cause a performance monitor event. Counting of the event is enabled through software.
- 14. This signal must be asserted during reset, by pull down to GND or assertion by HRESET, to ensure proper operation.
- 15. These pins were NCs on the MPC7447, MPC7445, and MPC7441. See Section 9.3, "Connection Recommendations," for more information.
- 16. These pins were OV<sub>DD</sub> pins on the MPC7447, MPC7445, and MPC7441. These pins are internally connected to OV<sub>DD</sub> and are intended to allow an external device (such as a power supply) to detect the I/O voltage level present inside the device package. If unused, it is recommended they be connected to test points to facilitate system debug; otherwise, they may be connected directly to OV<sub>DD</sub> or left unconnected.
- 17. These pins provide connectivity to the on-chip temperature diode that can be used to determine the die junction temperature of the processor. These pins may be left unterminated if unused.
- 18. These pins are internally connected to V<sub>DD</sub> and are intended to allow an external device (such as a power supply) to detect the processor core voltage level present inside the device package. If unused, it is recommended they be connected to test points to facilitate system debug; otherwise, they may be connected directly to V<sub>DD</sub> or left unconnected.
- 19. These pins are internally connected to GND and are intended to allow an external device to detect the processor ground voltage level present inside the device package. If unused, it is recommended they be connected to test points to facilitate system debug; otherwise, they may be connected directly to GND or left unconnected.
- 20. These pins were in the TEST[0:4] factory test pin group on the MPC7447A, MPC7447, MPC7445, and MPC7441. They have been assigned new functions on the MPC7448.
- 21. These pins can be used to enable the supported dynamic frequency switching (DFS) modes via hardware. If both are pulled down, DFS mode is disabled completely and cannot be enabled via software. If unused, they should be pulled up to OV<sub>DD</sub> to allow software control of DFS. See the *MPC7450 RISC Microprocessor Family Reference Manual* for more information.
- 22. This pin is provided to allow operation of the L2 cache at low core voltages and is for factory use only. See the MPC7450 RISC Microprocessor Family Reference Manual for more information.



Package Description

# 8.4 Mechanical Dimensions for the MPC7448, 360 HCTE LGA

Figure 13 provides the mechanical dimensions and bottom surface nomenclature for the MPC7448, 360 HCTE LGA package.



Figure 14. Mechanical Dimensions and Bottom Surface Nomenclature for the MPC7448, 360 HCTE LGA Package



# 8.5 Package Parameters for the MPC7448, 360 HCTE RoHS-Compliant BGA

The package parameters are as provided in the following list. The package type is  $25 \times 25$  mm, 360-lead high coefficient of thermal expansion ceramic ball grid array (HCTE) with RoHS-compliant lead-free spheres.

Package outline	$25 \times 25 \text{ mm}$			
Interconnects	360 (19 × 19 ball array – 1)			
Pitch	1.27 mm (50 mil)			
Minimum module height	1.92 mm			
Maximum module height	2.40 mm			
Ball diameter	0.75 mm (30 mil)			
Coefficient of thermal expansion12.3 ppm/°C				



	Example Core and VCO Frequency in MHz										
PLL_CFG[0:5]	Bus-to-Core Multiplier <sup>5</sup>	Core-to-VCO Multiplier <sup>5</sup>	Bus (SYSCLK) Frequency								
			33.3 MHz	50 MHz	66.6 MHz	75 MHz	83 MHz	100 MHz	133 MHz	167 MHz	200 MHz
100110	11x	1x			733	825	913	1100	1467		
000000	11.5x	1x			766	863	955	1150	1533		
101110	12x	1x		600	800	900	996	1200	1600		
111110	12.5x	1x		625	833	938	1038	1250	1667		
010110	13x	1x		650	865	975	1079	1300			
111000	13.5x	1x		675	900	1013	1121	1350			
110010	14x	1x		700	933	1050	1162	1400			
000110	15x	1x		750	1000	1125	1245	1500			
110110	16x	1x		800	1066	1200	1328	1600			
000010	17x	1x		850	1132	1275	1417	1700			
001010	18x	1x	600	900	1200	1350	1500				
001110	20x	1x	667	1000	1332	1500	1666				
010010	21x	1x	700	1050	1399	1575					
011010	24x	1x	800	1200	1600						
111010	28x	1x	933	1400							
001100	PLL bypass		PLL off, SYSCLK clocks core circuitry directly								
111100	PLI	PLL off, no core clocking occurs									

Table 12. MPC7448 Microprocessor PLL Configuration Example (continued)

Notes:

1. PLL\_CFG[0:5] settings not listed are reserved.

2. The sample bus-to-core frequencies shown are for reference only. Some PLL configurations may select bus, core, or VCO frequencies which are not useful, not supported, or not tested for by the MPC7448; see Section 5.2.1, "Clock AC Specifications," for valid SYSCLK, core, and VCO frequencies.

3. In PLL-bypass mode, the SYSCLK input signal clocks the internal processor directly and the PLL is disabled. However, the bus interface unit requires a 2x clock to function. Therefore, an additional signal, EXT\_QUAL, must be driven at half the frequency of SYSCLK and offset in phase to meet the required input setup t<sub>IVKH</sub> and hold time t<sub>IXKH</sub> (see Table 9). The result will be that the processor bus frequency will be one-half SYSCLK, while the internal processor is clocked at SYSCLK frequency. This mode is intended for factory use and emulator tool use only.

Note: The AC timing specifications given in this document do not apply in PLL-bypass mode.

- 4. In PLL-off mode, no clocking occurs inside the MPC7448 regardless of the SYSCLK input.
- 5. Applicable when DFS modes are disabled. These multipliers change when operating in a DFS mode. See Section 9.7.5, "Dynamic Frequency Switching (DFS)" for more information.
- 6. Bus-to-core multipliers less than 5x require that assertion of AACK be delayed by one or two bus cycles to allow the processor to generate a response to a snooped transaction. See the *MPC7450 RISC Microprocessor Reference Manual* for more information.



These requirements are shown graphically in Figure 16.



Figure 16. MPC7448 Power Up Sequencing Requirements

Certain stipulations also apply to the manner in which the power rails of the MPC7448 power down, as follows:

- OV<sub>DD</sub> may ramp down any time before or after V<sub>DD</sub>.
- The voltage at the SYSCLK input must not exceed V<sub>DD</sub> once V<sub>DD</sub> has ramped down below 0.9 V.
- The voltage at the SYSCLK input must not exceed OV<sub>DD</sub> by more 20% during transients (see overshoot/undershoot specifications in Figure 2) or 0.3 V DC (see Table 2) at any time.





Figure 17. MPC7448 Power Down Sequencing Requirements

There is no requirement regarding  $AV_{DD}$  during power down, but it is recommended that  $AV_{DD}$  track  $V_{DD}$  within the RC time constant of the PLL filter circuit described in Section 9.2.2, "PLL Power Supply Filtering" (nominally 100  $\mu$ s).

# 9.2.2 PLL Power Supply Filtering

The AV<sub>DD</sub> power signal is provided on the MPC7448 to provide power to the clock generation PLL. To ensure stability of the internal clock, the power supplied to the AV<sub>DD</sub> input signal should be filtered of any noise in the 500-KHz to 10-MHz resonant frequency range of the PLL. The circuit shown in Figure 18 using surface mount capacitors with minimum effective series inductance (ESL) is strongly recommended. In addition to filtering noise from the AV<sub>DD</sub> input, it also provides the required delay between V<sub>DD</sub> and AV<sub>DD</sub> as described in Section 9.2.1, "Power Supply Sequencing."

The circuit should be placed as close as possible to the  $AV_{DD}$  pin to minimize noise coupled from nearby circuits. It is often possible to route directly from the capacitors to the  $AV_{DD}$  pin, which is on the periphery of the device footprint.



Figure 18. PLL Power Supply Filter Circuit



# 9.2.4 Decoupling Recommendations

Due to the MPC7448 dynamic power management feature, large address and data buses, and high operating frequencies, the MPC7448 can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC7448 system, and the MPC7448 itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer use sufficient decoupling capacitors, typically one capacitor for every  $V_{DD}$  pin, and a similar amount for the OV<sub>DD</sub> pins, placed as close as possible to the power pins of the MPC7448. It is also recommended that these decoupling capacitors receive their power from separate  $V_{DD}$ , OV<sub>DD</sub>, and GND power planes in the PCB, using short traces to minimize inductance.

These capacitors should have a value of 0.01 or 0.1  $\mu$ F. Only ceramic surface mount technology (SMT) capacitors should be used to minimize lead inductance. Orientations where connections are made along the length of the part, such as 0204, are preferable but not mandatory. Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993) and contrary to previous recommendations for decoupling Freescale microprocessors, multiple small capacitors of equal value are recommended over using multiple values of capacitance.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the  $V_{DD}$  and  $OV_{DD}$  planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low equivalent series resistance (ESR) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors are 100–330  $\mu$ F (AVX TPS tantalum or Sanyo OSCON).

# 9.3 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unless otherwise noted, unused active low inputs should be tied to  $OV_{DD}$  and unused active high inputs should be connected to GND. All NC (no connect) signals must remain unconnected.

Power and ground connections must be made to all external  $V_{DD}$ ,  $OV_{DD}$ , and GND pins in the MPC7448. For backward compatibility with the MPC7447, MPC7445, and MP7441, or for migrating a system originally designed for one of these devices to the MPC7448, the new power and ground signals (formerly NC, see Table 11) may be left unconnected if the core frequency is 1 GHz or less. Operation above 1 GHz requires that these additional power and ground signals be connected, and it is strongly recommended that all new designs include the additional connections. See also Section 7, "Pinout Listings," for additional information.

The MPC7448 provides VDD\_SENSE, OVDD\_SENSE, and GND\_SENSE pins. These pins connect directly to the power/ground planes in the device package and are intended to allow an external device to measure the voltage present on the  $V_{DD}$ ,  $OV_{DD}$  and GND planes in the device package. The most common use for these signals is as a feedback signal to a power supply regulator to allow it to compensate for board losses and supply the correct voltage at the device. (Note that all voltage parameters are specified at the pins of the device.) If not used for this purpose, it is recommended that these signals be connected to test points that can be used in the event that an accurate measurement of the voltage at the device is needed during system debug. Otherwise, these signals should be connected to the appropriate power/ground planes on the circuit board or left unconnected.



# 9.7 Power and Thermal Management Information

This section provides thermal management information for the high coefficient of thermal expansion (HCTE) package for air-cooled applications. Proper thermal control design is primarily dependent on the system-level design—the heat sink, airflow, and thermal interface material. The MPC7448 implements several features designed to assist with thermal management, including DFS and the temperature diode. DFS reduces the power consumption of the device by reducing the core frequency; see Section 9.7.5.1, "Power Consumption with DFS Enabled," for specific information regarding power reduction and DFS. The temperature diode allows an external device to monitor the die temperature in order to detect excessive temperature conditions and alert the system; see Section 9.7.4, "Temperature Diode," for more information.

To reduce the die-junction temperature, heat sinks may be attached to the package by several methods—spring clip to holes in the printed-circuit board or package, and mounting clip and screw assembly (see Figure 22); however, due to the potential large mass of the heat sink, attachment through the printed-circuit board is suggested. In any implementation of a heat sink solution, the force on the die should not exceed ten pounds (45 Newtons).



Figure 22. BGA Package Exploded Cross-Sectional View with Several Heat Sink Options

## NOTE

A clip on heat sink is not recommended for LGA because there may not be adequate clearance between the device and the circuit board. A through-hole solution is recommended, as shown in Figure 23.







## Figure 23. LGA Package Exploded Cross-Sectional View with Several Heat Sink Options

There are several commercially-available heat sinks for the MPC7448 provided by the following vendors:

Aavid Thermalloy 80 Commercial St. Concord, NH 03301 Internet: www.aavidthermalloy.com	603-224-9988
Alpha Novatech 473 Sapena Ct. #12 Santa Clara, CA 95054 Internet: www.alphanovatech.com	408-567-8082
Calgreg Thermal Solutions 60 Alhambra Road, Suite 1 Warwick, RI 02886 Internet: www.calgregthermalsolutions.com	888-732-6100
International Electronic Research Corporation (IERC) 413 North Moss St. Burbank, CA 91502 Internet: www.ctscorp.com	818-842-7277
Tyco Electronics Chip Coolers <sup>™</sup> P.O. Box 3668 Harrisburg, PA 17105-3668 Internet: www.tycoelectronics.com	800-522-6752
Wakefield Engineering 33 Bridge St. Pelham, NH 03076 Internet: www.wakefield.com	603-635-2800

Ultimately, the final selection of an appropriate heat sink depends on many factors, such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost.



# 9.7.4 Temperature Diode

The MPC7448 has a temperature diode on the microprocessor that can be used in conjunction with other system temperature monitoring devices (such as Analog Devices, ADT7461<sup>TM</sup>). These devices use the negative temperature coefficient of a diode operated at a constant current to determine the temperature of the microprocessor and its environment. For proper operation, the monitoring device used should auto-calibrate the device by canceling out the V<sub>BE</sub> variation of each MPC7448's internal diode.

The following are the specifications of the MPC7448 on-board temperature diode:

 $V_{f} > 0.40 V$ 

 $V_{f} < 0.90 V$ 

Operating range 2–300 µA

Diode leakage  $< 10 \text{ nA} @ 125^{\circ}\text{C}$ 

Ideality factor over 5–150  $\mu A$  at 60°C:  $n=1.0275\pm0.9\%$ 

Ideality factor is defined as the deviation from the ideal diode equation:

$$I_{fw} = I_s e^{\frac{qV_f}{nKT}} - 1$$

Another useful equation is:

$$\mathbf{V}_{\mathrm{H}} - \mathbf{V}_{\mathrm{L}} = \mathbf{n} \frac{\mathrm{KT}}{\mathrm{q}} \left[ \mathbf{I} \mathbf{n} \frac{\mathrm{I}_{\mathrm{H}}}{\mathrm{I}_{\mathrm{L}}} \right] - \mathbf{1}$$

Where:

 $I_{fw} = Forward current$ 

 $I_s = Saturation current$ 

 $V_d = Voltage at diode$ 

 $V_f = Voltage forward biased$ 

 $V_H = Diode \text{ voltage while } I_H \text{ is flowing}$ 

 $V_L$  = Diode voltage while  $I_L$  is flowing

 $I_{H} = Larger diode bias current$ 

 $I_L =$ Smaller diode bias current

q = Charge of electron (1.6 x  $10^{-19}$  C)

$$n =$$
Ideality factor (normally 1.0)

K = Boltzman's constant (1.38 x 
$$10^{-23}$$
 Joules/K)

The ratio of  $I_H$  to  $I_L$  is usually selected to be 10:1. The previous equation simplifies to the following:

$$V_{H} - V_{L} = 1.986 \times 10^{-4} \times nT$$



Part Numbering and Marking

- . . .

# 11.2 Part Numbers Not Fully Addressed by This Document

Parts with application modifiers or revision levels not fully addressed in this specification document are described in separate hardware specification addenda which supplement and supersede this document. As such parts are released, these specifications will be listed in this section.

Table 19. Part Numbers Addressed by MC7448xxnnnnNx Series Hardware Specification Addendu	m
(Document Order No. MPC7448ECS01AD)	

.

XX	7448	XX	nnnn	N	X		
Product Code	Part Identifier	Package	Processor Frequency	Application Modifier	Revision Level		
MC	7448	HX = HCTE BGA VS = RoHS LGA VU = RoHS BGA	1400	N: 1.15 V $\pm$ 50 mV 0 to 105 °C (date code 0613 and later) <sup>2</sup>	C: 2.1; PVR = 0x8004_0201 D: 2.2; PVR = 0x8004_0202		
MC PPC <sup>1</sup>			1400	N: 1.1 V $\pm$ 50 mV 0 to 105 °C (date code 0612 and prior) <sup>2</sup>			
MC PPC <sup>1</sup>			1267 Revision C only	N: 1.1 V ± 50 mV 0 to 105 °C			
MC PPC <sup>1</sup>			1267 Revision D only	N: 1.05 V ± 50 mV 0 to 105 °C			
MC PPC <sup>1</sup>			1250	N: 1.1 V ± 50 mV 0 to 105 °C			
MC PPC <sup>1</sup>			1000 867 800 667 600	N: 1.0 V ± 50 mV 0 to 105 °C			

### Notes:

- 1. The P prefix in a Freescale part number designates a "Pilot Production Prototype" as defined by Freescale SOP 3-13. These parts have only preliminary reliability and characterization data. Before pilot production prototypes can be shipped, written authorization from the customer must be on file in the applicable sales office acknowledging the qualification status and the fact that product changes may still occur as pilot production prototypes are shipped.
- Core voltage for 1400 MHz devices currently in production (date code of 0613 and later) is 1.15 V ± 50 mV; all such devices have the MC product code. The 1400 MHz devices with date code of 0612 and prior specified core voltage of 1.1 V ± 50 mV; this includes all 1400 MHz devices with the PPC product code. See Section 11.3, "Part Marking," for information on part marking.

### How to Reach Us:

Home Page: www.freescale.com

email: support@freescale.com

#### USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 1-800-521-6274 480-768-2130 support@freescale.com

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064, Japan 0120 191014 +81 3 5437 9125 support.japan@freescale.com

### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate, Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com

Document Number: MPC7448EC Rev. 4 3/2007 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. The described product is a PowerPC microprocessor. The PowerPC name is a trademark of IBM Corp. and is used under license. IEEE Stds. 1149.1<sup>™</sup> and 754<sup>™</sup> are trademarks of the Institute of Electrical and Electronics Engineers, Inc., (IEEE). This product is not endosed or approved by the IEEE. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2005, 2007.



