



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	128MHz
Connectivity	CANbus, CSIO, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	-
Program Memory Size	576KB (576K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	56K x 8
Voltage - Supply (Vcc/Vdd)	3.7V ~ 5.5V
Data Converters	A/D 23x12b; D/A 1x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb91f585mhpmc-gte1">https://www.e-xfl.com/product-detail/infineon-technologies/mb91f585mhpmc-gte1</a>

- DMA controller
  - Up to 8 channels can be started simultaneously.
  - 2 transfer factors (Internal peripheral request and software)
- External interrupt input  
 MB91F583AM/F584AM/F585AM: 8 channels  
 MB91F583AS/F584AS/F585AS: 7 channels  
 Level ("H" / "L") or edge detection (rising or falling) enabled
- Multi-function serial communication (built-in transmission/reception FIFO memory)  
 MB91F583AM/F584AM/F585AM: 4 channels  
 MB91F583AS/F584AS/F585AS: 2 channels
  - UART (Asynchronous serial interface)
    - Full-duplex double buffering system, 64-byte transmission FIFO memory, 64-byte reception FIFO memory
    - Parity or no parity is selectable.
    - Built-in dedicated baud rate generator
    - An external clock can be used as the transfer clock
    - Parity, frame, and overrun error detection functions provided
    - DMA transfer supported
  - CSIO (Synchronous serial interface)
    - Full-duplex double buffering system, 64-byte transmission FIFO memory, 64-byte reception FIFO memory
    - SPI supported; master and slave systems supported; 5 to 16, 20, 24, 32-bit data length can be set.
    - Built-in dedicated baud rate generator (Master operation)
    - An external clock can be entered. (Slave operation)
    - Overrun error detection function is provided.
    - Built-in chip selection function
    - DMA transfer supported
  - LIN interface (v2.1)
    - Full-duplex double buffering system, 64-byte transmission FIFO memory, 64-byte reception FIFO memory
    - LIN protocol revision2.1 supported.
    - Master and slave systems supported
    - Framing error and overrun error detection
    - LIN sync break generation and detection; LIN sync delimiter generation
    - Built-in dedicated baud rate generator
    - An external clock can be adjusted by the reload counter.
    - DMA transfer supported
  - I<sup>2</sup>C
    - MB91F583AM/F584AM/F585AM: Supported for 3 channels: ch.0, ch.2, and ch.3
- MB91F583AS/F584AS/F585AS: Supported for 1 channel: ch.0
  - Full-duplex double buffering system, 64-byte transmission FIFO memory, 64-byte reception FIFO memory
  - Standard mode (Max. 100 kbps) / high-speed mode (Max. 400 kbps) supported
  - DMA transfer supported (for transmission only)
- CAN controller (CAN)  
 MB91F583AM/F584AM/F585AM: 2 channels  
 MB91F583AS/F584AS/F585AS: 1 channel
  - Transfer speed: Up to 1Mbps
  - 64-transmission/reception message buffering
- FlexRay controller  
 MB91F583AMG/F584AMG/F585AMG/F583AMJ/F584AMJ/F585AMJ/  
 F583ASG/F584ASG/F585ASG/F583ASJ/F584ASJ/F585ASJ: 1 unit (ch.A/ch.B)
  - FlexRay Specifications Version 2.1 supported
  - Up to 128 message buffers
  - 8K bytes of message RAM
  - Variable length of message buffers
  - Each message buffer can be allocated as a part of reception buffer, transmission buffer or reception FIFO memory
  - Host access to the message buffer via input and output buffers
  - Filtering for slot counter, cycle counter and channels
  - Maskable interrupts are supported
- PPG: 16 bits × 6 channels
- Reload timer: 16 bits × 4 channels
- A/D converter (successive approximation type)
  - 12-bit resolution
    - MB91F583AM/F584AM/F585AM: 3 units (23 channels)
    - MB91F583AS/F584AS/F585AS: 3 units (17 channels)
  - Conversion time: 1 µs
- Free-run timer  
 16 bits × 6 channels (1 channel can be selected for input capture, and 1 channel for output compare.)
- Input capture: 16 bits × 4 channels (linked to the free-run timer)
- Output compare: 16 bits × 7 channels (linked to the free-run timer)
- Waveform generator: 2 units (7 channels)
- 10-bit D/A converter: 1 channel
- Calibration: The hardware watchdog for CR oscillation drive  
 The CR oscillation frequency can be trimmed.

**MB91580AS Series Product Lineup Comparison**

## ■ Memory size

Items	MB91F583ASG MB91F583ASH MB91F583ASJ MB91F583ASK	MB91F584ASG MB91F584ASH MB91F584ASJ MB91F584ASK	MB91F585ASG MB91F585ASH MB91F585ASJ MB91F585ASK
Flash memory capacity (program)	256+64 Kbytes	384+64 Kbytes	512+64 Kbytes
Flash memory capacity (work)	64 Kbytes		
RAM capacity (main)	32 Kbytes	48 Kbytes	48 Kbytes
RAM capacity (backup)	8 Kbytes		



## ■ Function

Items	MB91F583ASG MB91F584ASG MB91F585ASG	MB91F583ASH MB91F584ASH MB91F585ASH	MB91F583ASJ MB91F584ASJ MB91F585ASJ	MB91F583ASK MB91F584ASK MB91F585ASK
System clock	On-chip PLL clock multiplication system (Up to 32 times of multiplication) Minimum instruction execution time: 7.81ns (128MHz, source oscillation 4MHz × 32 times of multiplication)			
CR oscillation	Provided			
Oscillation stop feature during standby	Provided	Provided	Not provided	Not provided
External bus interface	Not provided			
DMA transfer	8 channels			
16-bit base timer	2 channels			
Free-run timer	6 channels			
Input capture	4 channels			
Output compare	7 channels			
Waveform generator	2 units (7 channels)			
16-bit reload timer	4 channels			
PPG	6 channels			
External interrupt	7 channels			
A/D converter	3 units (17 channels)			
R/D converter	Not provided			
D/A converter	Provided			
Up/ down counter	2 channels			
Multi-function serial interface	2 channels			
CAN	64msb × 1 channel (ch.0)			
FlexRay	128msb × 1unit (ch.A / ch.B)	Not provided	128msb × 1unit (ch.A / ch.B)	Not provided
Software watchdog	Provided			
Hardware watchdog	Provided			
CRC generation	2 channels			

### 3. Pin Description

MB91F583AM/F584AM/F585AM

Pin No.	Pin name	I/O circuit type*	Function
83	X0	A	Main clock oscillation input pin
84	X1		Main clock oscillation output pin
67	NMIX	B	Interrupt input pin without mask
88	RSTX	B	External reset input pin
81	MD0	C	Mode pin 0 (with high-voltage control)
82	MD1	C	Mode pin 1 (with high-voltage control)
2	P000	D	General-purpose I/O port
4	P001	D	General-purpose I/O port
7	P002	D	General-purpose I/O port
9	P003	D	General-purpose I/O port
11	P004	D	General-purpose I/O port
13	P005	D	General-purpose I/O port
15	P006	D	General-purpose I/O port
17	P007	D	General-purpose I/O port
19	P010	F	General-purpose I/O port
	IN0		16-bit input capture ch.0 external pulse input pin
	AN0		ADC analog 0 input pin
20	P011	F	General-purpose I/O port
	IN1		16-bit input capture ch.1 external pulse input pin
	AN1		ADC analog 1 input pin
21	P012	F	General-purpose I/O port
	IN2		16-bit input capture ch.2 external pulse input pin
	AN2		ADC analog 2 input pin
22	P013	F	General-purpose I/O port
	IN3		16-bit input capture ch.3 external pulse input pin
	AN3		ADC analog 3 input pin
23	P014	F	General-purpose I/O port
	TRG1		PPG ch.4, ch.5 external trigger
	AN4		ADC analog 4 input pin
24	P015	F	General-purpose I/O port
	AN5		ADC analog 5 input pin
27	P016	G	General-purpose I/O port
	AN6		ADC analog 6 input pin
	INT6		INT6 external interrupt input pin

Type	Circuit	Remarks
D	 <p>Pull-up control</p> <p>Digital output</p> <p>CMOS hysteresis input</p> <p>Automotive input</p> <p>Standby control</p>	<ul style="list-style-type: none"> <li>■ General-purpose I/O port</li> <li>■ CMOS level output <math>I_{OH}=-2/-5\text{mA}</math>, <math>I_{OL}=2/5\text{mA}</math></li> <li>■ With 50 kΩ pull-up resistor control</li> <li>■ CMOS hysteresis input (0.7Vcc/0.3Vcc)</li> <li>■ Automotive input (0.8Vcc/0.5Vcc)</li> </ul>
E	 <p>Pull-up control</p> <p>Digital output</p> <p>CMOS hysteresis input</p> <p>Automotive input</p> <p>Standby control</p>	<ul style="list-style-type: none"> <li>■ General-purpose I/O port</li> <li>■ CMOS level output <math>I_{OH}=-2/-5\text{mA}</math>, <math>I_{OL}=2/5\text{mA}</math></li> <li>■ With 50 kΩ pull-up resistor control</li> <li>■ CMOS hysteresis input (0.7Vcc/0.3Vcc)</li> <li>■ During standby, the input value retains the previous value.</li> <li>■ Automotive input (0.8Vcc/0.5Vcc)</li> <li>■ During standby, the input value retains the previous value.</li> </ul>

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000880 <sub>H</sub>	WRAR00[R/W] W ----- XXXXXX XXXXXXXX XXXXXX--				
000884 <sub>H</sub>	WRDR00[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000888 <sub>H</sub>	WRAR01[R/W] W ----- XXXXXX XXXXXXXX XXXXXX--				
00088C <sub>H</sub>	WRDR01[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000890 <sub>H</sub>	WRAR02[R/W] W ----- XXXXXX XXXXXXXX XXXXXX--				
000894 <sub>H</sub>	WRDR02[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000898 <sub>H</sub>	WRAR03[R/W] W ----- XXXXXX XXXXXXXX XXXXXX--				
00089C <sub>H</sub>	WRDR03[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008A0 <sub>H</sub>	WRAR04[R/W] W ----- XXXXXX XXXXXXXX XXXXXX--				
0008A4 <sub>H</sub>	WRDR04[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				Wild register [S]
0008A8 <sub>H</sub>	WRAR05[R/W] W ----- XXXXXX XXXXXXXX XXXXXX--				
0008AC <sub>H</sub>	WRDR05[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008B0 <sub>H</sub>	WRAR06[R/W] W ----- XXXXXX XXXXXXXX XXXXXX--				
0008B4 <sub>H</sub>	WRDR06[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008B8 <sub>H</sub>	WRAR07[R/W] W ----- XXXXXX XXXXXXXX XXXXXX--				
0008BC <sub>H</sub>	WRDR07[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008C0 <sub>H</sub>	WRAR08[R/W] W ----- XXXXXX XXXXXXXX XXXXXX--				
0008C4 <sub>H</sub>	WRDR08[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008C8 <sub>H</sub>	WRAR09[R/W] W ----- XXXXXX XXXXXXXX XXXXXX--				
0008CC <sub>H</sub>	WRDR09[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				

Address	Address offset value/Register name				Block	
	+0	+1	+2	+3		
001278 <sub>H</sub>	ADTCD10[R] B,H,W 10--0000 00000000		ADTCD11[R] B,H,W 10--0000 00000000		12-bit A/D converter	
00127C <sub>H</sub>	ADTCD12[R] B,H,W 10--0000 00000000		ADTCD13[R] B,H,W 10--0000 00000000			
001280 <sub>H</sub>	ADTCD14[R] B,H,W 10--0000 00000000		-			
001284 <sub>H</sub>	ADTCD16[R] B,H,W 10--0000 00000000		ADTCD17[R] B,H,W 10--0000 00000000			
001288 <sub>H</sub>	ADTCD18[R] B,H,W 10--0000 00000000		ADTCD19[R] B,H,W 10--0000 00000000			
00128C <sub>H</sub>	ADTCD20[R] B,H,W 10--0000 00000000		ADTCD21[R] B,H,W 10--0000 00000000			
001290 <sub>H</sub>	ADTCD22[R] B,H,W 10--0000 00000000		ADTCD23[R] B,H,W 10--0000 00000000			
001294 <sub>H</sub>	-	-	-	-		
001298 <sub>H</sub>	-	-	-	-		
00129C <sub>H</sub>	-	-	-	-		
0012A0 <sub>H</sub>	-	-	-	-		
0012A4 <sub>H</sub>	ADCS0[R/W] B,H,W 0----- -----		ADCH0[R] B,H,W ----000	ADMD0[R/W] B,H,W ----0000	Motor control extension function	
0012A8 <sub>H</sub>	ADCS1[R/W] B,H,W 0----- -----		ADCH1[R] B,H,W ----000	ADMD1[R/W] B,H,W ----0000		
0012AC <sub>H</sub>	ADCS2[R/W] B,H,W 0----- -----		ADCH2[R] B,H,W ----000	ADMD2[R/W] B,H,W ----0000		
0012B0 <sub>H</sub>	MTRCSR[R/W] B,H,W -----0	-	-	-	Reserved	
0012B4 <sub>H</sub>	RTOSEL0[R/W] B,H,W --000000	RTOSEL1[R/W] B,H,W -----0	-	-		
0012B8 <sub>H</sub>   0012FC <sub>H</sub>	-	-	-	-	Reserved	
001300 <sub>H</sub>	-	-	-	-	Reserved	
001304 <sub>H</sub>	-	-	-	-		
001308 <sub>H</sub>	-	-	-	-		
00130C <sub>H</sub>	-	-	-	-		
001310 <sub>H</sub>	-	-	-	-		
001314 <sub>H</sub>	-	-	-	-		
001318 <sub>H</sub>	-	-	-	-		
00131C <sub>H</sub>	-	-	-	-		
001320 <sub>H</sub>	-	-	-	-		
001324 <sub>H</sub>	-	-	-	-		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
002028 <sub>H</sub> , 00202C <sub>H</sub>	-	-	-	-	
002030 <sub>H</sub> , 002034 <sub>H</sub>	Reserved (IF1 data mirror)				
002038 <sub>H</sub> , 00203C <sub>H</sub>	-	-	-	-	
002040 <sub>H</sub>	IF2CREQ0[R/W] B,H,W 0----- 00000001		IF2CMSK0[R/W] B,H,W ----- 00000000		
002044 <sub>H</sub>	IF2MSK20[R/W] B,H,W 11-11111 11111111		IF2MSK10[R/W] B,H,W 11111111 11111111		
002048 <sub>H</sub>	IF2ARB20[R/W] B,H,W 00000000 00000000		IF2ARB10[R/W] B,H,W 00000000 00000000		
00204C <sub>H</sub>	IF2MCTR0[R/W] B,H,W 00000000 0---0000		-		
002050 <sub>H</sub>	IF2DTA10[R/W] B,H,W 00000000 00000000		IF2DTA20[R/W] B,H,W 00000000 00000000		
002054 <sub>H</sub>	IF2DTB10[R/W] B,H,W 00000000 00000000		IF2DTB20[R/W] B,H,W 00000000 00000000		
002058 <sub>H</sub> , 00205C <sub>H</sub>	-	-	-	-	
002060 <sub>H</sub> , 002064 <sub>H</sub>	Reserved (IF2 data mirror)				CAN 0
002068 <sub>H</sub>   00207C <sub>H</sub>	-	-	-	-	64msb
002080 <sub>H</sub>	TREQR20[R] B,H,W 00000000 00000000		TREQR10[R] B,H,W 00000000 00000000		
002084 <sub>H</sub>	TREQR40[R] B,H,W 00000000 00000000		TREQR30[R] B,H,W 00000000 00000000		
002088 <sub>H</sub>	-	-	-	-	
00208C <sub>H</sub>	-	-	-	-	
002090 <sub>H</sub>	NEWDT20[R] B,H,W 00000000 00000000		NEWDT10[R] B,H,W 00000000 00000000		
002094 <sub>H</sub>	NEWDT40[R] B,H,W 00000000 00000000		NEWDT30[R] B,H,W 00000000 00000000		
002098 <sub>H</sub>	-	-	-	-	
00209C <sub>H</sub>	-	-	-	-	
0020A0 <sub>H</sub>	INTPND20[R] B,H,W 00000000 00000000		INTPND10[R] B,H,W 00000000 00000000		
0020A4 <sub>H</sub>	INTPND40[R] B,H,W 00000000 00000000		INTPND30[R] B,H,W 00000000 00000000		
0020A8 <sub>H</sub>	-	-	-	-	
0020AC <sub>H</sub>	-	-	-	-	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000120 <sub>H</sub>	IRPR0H[R] B,H,W 00-----	IRPR0L[R] B,H,W 00-----	IRPR1H[R] B,H,W 00-----	IRPR1L[R] B,H,W -----	Interrupt request batch read register
000124 <sub>H</sub>	IRPR2H[R] B,H,W -----	IRPR2L[R] B,H,W 0000----	IRPR3H[R] B,H,W 00-----	IRPR3L[R] B,H,W 00-----	
000128 <sub>H</sub>	IRPR4H[R] B,H,W 00-----	IRPR4L[R] B,H,W 000000--	IRPR5H[R] B,H,W 00-----	IRPR5L[R] B,H,W 00-----	
00012C <sub>H</sub>	IRPR6H[R] B,H,W 0000----	IRPR6L[R] B,H,W 00-----	IRPR7H[R] B,H,W 00-----	IRPR7L[R] B,H,W -----	
000130 <sub>H</sub>	IRPR8H[R] B,H,W -----	IRPR8L[R] B,H,W 00-----	IRPR9H[R] B,H,W 00-----	IRPR9L[R] B,H,W 00-----	
000134 <sub>H</sub>	IRPR10H[R] B,H,W 00-----	IRPR10L[R] B,H,W 00-----	IRPR11H[R] B,H,W 00-----	IRPR11L[R] B,H,W 0000000-	
000138 <sub>H</sub>	IRPR12H[R] B,H,W 0000000-	IRPR12L[R] B,H,W 00000000	IRPR13H[R] B,H,W 0000000-	IRPR13L[R] B,H,W ---00---	
00013C <sub>H</sub>	IRPR14H[R] B,H,W 00-----	IRPR14L[R] B,H,W 00-----	IRPR15H[R] B,H,W 00000000	IRPR15L[R] B,H,W 0000----	
000140 <sub>H</sub>	IRPR16H[R] B,H,W 00-----	IRPR16L[R] B,H,W -----	IRPR17H[R] B,H,W -----	IRPR17L[R] B,H,W -----	
000144 <sub>H</sub>	IRPR18H[R]B,H,W -----	IRPR18L[R]B,H,W 000000--	-	-	
000148 <sub>H</sub>    0001FC <sub>H</sub>	-	-	-	-	Reserved
000200 <sub>H</sub>	PCN0[R/W] B,H,W 00000000 000000-0	PCSR0[W] H,W XXXXXXXX XXXXXXXX			PPG0
000204 <sub>H</sub>	PDUT0[W] H,W XXXXXXXXX XXXXXXXX	PTMR0[R] H,W 11111111 11111111			
000208 <sub>H</sub>	PCN1[R/W] B,H,W 00000000 000000-0	PCSR1[W] H,W XXXXXXXXX XXXXXXXX			PPG1
00020C <sub>H</sub>	PDUT1[W] H,W XXXXXXXXX XXXXXXXX	PTMR1[R] H,W 11111111 11111111			
000210 <sub>H</sub>	PCN2[R/W] B,H,W 00000000 000000-0	PCSR2[W] H,W XXXXXXXXX XXXXXXXX			PPG2
000214 <sub>H</sub>	PDUT2[W] H,W XXXXXXXXX XXXXXXXX	PTMR2[R] H,W 11111111 11111111			
000218 <sub>H</sub>	PCN3[R/W] B,H,W 00000000 000000-0	PCSR3[W] H,W XXXXXXXXX XXXXXXXX			PPG3
00021C <sub>H</sub>	PDUT3[W] H,W XXXXXXXXX XXXXXXXX	PTMR3[R] H,W 11111111 11111111			

Address	Address offset value/Register name				Block	
	+0	+1	+2	+3		
0004E8 <sub>H</sub>	PLL2DIVM[R/W] B,H,W ----0000	PLL2DIVN[R/W] B,H,W -0000000	PLL2DIVG[R/W] B,H,W ----0000	PLL2MULG[R/W] B,H,W 00000000	FlexRay clock control <sup>*5</sup>	
0004EC <sub>H</sub>	PLL2CTRL[R/W] B,H,W ----0000	PLL2DIVK[R/W] B,H,W -----0	CLKR2[R/W] B,H,W 000--000	-		
0004F0 <sub>H</sub>    0004FC <sub>H</sub>	-	-	-	-	Reserved	
000500 <sub>H</sub>	-				Reserved	
000504 <sub>H</sub>	-				Reserved	
000508 <sub>H</sub>    00050C <sub>H</sub>	-	-	-	-	Reserved	
000510 <sub>H</sub>	CSELR[R/W] B,H,W -0----00	CMONR[R] B,H,W -01---00	MTMCR[R/W] B,H,W 00001111	-	Clock control [S]	
000514 <sub>H</sub>	PLLCR[R/W] B,H,W 00-00000 11110000	CSTBR[R/W] B,H,W ----0000	PTMCR[R/W] B,H,W 00-----			
000518 <sub>H</sub>	-	-	CPUAR[R/W] B,H,W 0--XXXX	-	Reset [S]	
00051C <sub>H</sub>	-		-	-	Reserved [S]	
000520 <sub>H</sub>	CCPSSELR[R/W] B,H,W -----0	-	-	CCPSDIVR[R/W] B,H,W -000-000	Clock control 2	
000524 <sub>H</sub>	-	CCPLLFBR[R/W] B,H,W -0000000	CCSSFBR0[R/W] B,H,W --000000	CCSSFBR1[R/W] B,H,W ---00000		
000528 <sub>H</sub>	-	CCSSCCR0[R/W] B,H,W ----0000	CCSSCCR1[R/W] B,H,W 000-----			
00052C <sub>H</sub>	-	CCCGRCR0[R/W] B,H,W 00----00	CCCGRCR1[R/W] B,H,W 00000000	CCCGRCR2[R/W] B,H,W 00000000		
000530 <sub>H</sub>	-	-	CCPMUCR0[R/W] B,H,W 0----00	CCPMUCR1[R/W] B,H,W 0--00000		
000534 <sub>H</sub>	-	-	-	-		
000538 <sub>H</sub>	-	-	-	-		
00053C <sub>H</sub>	-	-	-	-		
000540 <sub>H</sub>    00054C <sub>H</sub>	-	-	-	-	Reserved	
000550 <sub>H</sub>	EIRRO[R/W] B,H,W -XXXXXXXX	ENIRO[R/W] B,H,W -0000000	ELVRO[R/W] B,H,W --000000 00000000		External interrupt (INT0 to 6)	

Address	Address offset value/Register name				Block	
	+0	+1	+2	+3		
001234 <sub>H</sub>	ADTCS8[R/W] B,H,W 00000000 0010-000		ADTCS9[R/W] B,H,W 00000000 0010-000		12-bit A/D converter	
001238 <sub>H</sub>	ADTCS10[R/W] B,H,W 00000000 0010-000		ADTCS11[R/W] B,H,W 00000000 0010-000			
00123C <sub>H</sub>	ADTCS12[R/W] B,H,W 00000000 0010-000		ADTCS13[R/W] B,H,W 00000000 0010-000			
001240 <sub>H</sub>	ADTCS14[R/W] B,H,W 00000000 0010-000		-			
001244 <sub>H</sub>	-		-			
001248 <sub>H</sub>	-		ADTCS19[R/W] B,H,W 00000000 00100000			
00124C <sub>H</sub>	ADTCS20[R/W] B,H,W 00000000 00100000		-			
001250 <sub>H</sub>	-		-			
001254 <sub>H</sub>	-	-	-	-		
001258 <sub>H</sub>	-	-	-	-		
00125C <sub>H</sub>	-	-	-	-		
001260 <sub>H</sub>	-	-	-	-		
001264 <sub>H</sub>	ADTCDO[R] B,H,W 10--0000 00000000		ADTCO1[R] B,H,W 10--0000 00000000			
001268 <sub>H</sub>	ADTCO2[R] B,H,W 10--0000 00000000		ADTCO3[R] B,H,W 10--0000 00000000			
00126C <sub>H</sub>	ADTCO4[R] B,H,W 10--0000 00000000		ADTCO5[R] B,H,W 10--0000 00000000			
001270 <sub>H</sub>	ADTCO6[R] B,H,W 10--0000 00000000		ADTCO7[R] B,H,W 10--0000 00000000			
001274 <sub>H</sub>	ADTCO8[R] B,H,W 10--0000 00000000		ADTCO9[R] B,H,W 10--0000 00000000			
001278 <sub>H</sub>	ADTCO10[R] B,H,W 10--0000 00000000		ADTCO11[R] B,H,W 10--0000 00000000			
00127C <sub>H</sub>	ADTCO12[R] B,H,W 10--0000 00000000		ADTCO13[R] B,H,W 10--0000 00000000			
001280 <sub>H</sub>	ADTCO14[R] B,H,W 10--0000 00000000		-			
001284 <sub>H</sub>	-		-			
001288 <sub>H</sub>	-		ADTCO19[R] B,H,W 10--0000 00000000			
00128C <sub>H</sub>	ADTCO20[R] B,H,W 10--0000 00000000		-			
001290 <sub>H</sub>	-		-			
001294 <sub>H</sub>	-	-	-	-		
001298 <sub>H</sub>	-	-	-	-		

Address	Address offset value/Register name				Block				
	+0	+1	+2	+3					
003100 <sub>H</sub>	BUSDIGSR0[R/W] H,W 00000000 0----00		BUSDIGSR1[R/W] H,W 00000000 0----00		Bus diagnosis				
003104 <sub>H</sub>	BUSDIGSR2[R/W] H,W 00000000 0----00		BUSTSTR0[R/W] H,W 00--0000 00000000						
003108 <sub>H</sub>	BUSADR0[R] W 00000000 00000000 00000000 00000000								
00310C <sub>H</sub>	BUSADR1[R] W 00000000 00000000 00000000 00000000								
003110 <sub>H</sub>	BUSADR2[R] W 00000000 00000000 00000000 00000000								
003114 <sub>H</sub>	-		BUSDIGSR3[R/W] H,W 00000000 0----00						
003118 <sub>H</sub>	BUSDIGSR4[R/W] H,W 00000000 0----00		BUSTSTR1[R/W] H,W 00--0000 00000000						
00311C <sub>H</sub>	-								
003120 <sub>H</sub>	BUSADR3[R] W 00000000 00000000 00000000 00000000								
003124 <sub>H</sub>	BUSADR4[R] W 00000000 00000000 00000000 00000000								
003128 <sub>H</sub>    003FFC <sub>H</sub>	-	-	-	-	Reserved				
004000 <sub>H</sub>    005FFC <sub>H</sub>	Backup RAM				Backup RAM area				
006000 <sub>H</sub>    00CFFC <sub>H</sub>	-	-	-	-	Reserved				
00D000 <sub>H</sub>	CIF0[R] W 00000100 11111111 01011011 11111111				FlexRay CIF <sup>*5</sup>				
00D004 <sub>H</sub>	CIF1[R/W] W 00000000 -----0 -00000000 -----								
00D008 <sub>H</sub>    00D00C <sub>H</sub>	-	-	-	-					
00D010 <sub>H</sub>	-				FlexRay GIF <sup>*5</sup>				
00D014 <sub>H</sub>	-								
00D018 <sub>H</sub>	-	-	-	-					
00D01C <sub>H</sub>	LCK[R/W] W -----00000000								

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D140 <sub>H</sub>	ESID5[R] W ----- 00----00 00000000				
00D144 <sub>H</sub>	ESID6[R] W ----- 00----00 00000000				
00D148 <sub>H</sub>	ESID7[R] W ----- 00----00 00000000				
00D14C <sub>H</sub>	ESID8[R] W ----- 00----00 00000000				
00D150 <sub>H</sub>	ESID9[R] W ----- 00----00 00000000				
00D154 <sub>H</sub>	ESID10[R] W ----- 00----00 00000000				
00D158 <sub>H</sub>	ESID11[R] W ----- 00----00 00000000				
00D15C <sub>H</sub>	ESID12[R] W ----- 00----00 00000000				
00D160 <sub>H</sub>	ESID13[R] W ----- 00----00 00000000				
00D164 <sub>H</sub>	ESID14[R] W ----- 00----00 00000000				
00D168 <sub>H</sub>	ESID15[R] W ----- 00----00 00000000				FlexRay GTU <sup>*5</sup>
00D16C <sub>H</sub>	-				
00D170 <sub>H</sub>	OSID1[R] W ----- 00----00 00000000				
00D174 <sub>H</sub>	OSID2[R] W ----- 00----00 00000000				
00D178 <sub>H</sub>	OSID3[R] W ----- 00----00 00000000				
00D17C <sub>H</sub>	OSID4[R] W ----- 00----00 00000000				
00D180 <sub>H</sub>	OSID5[R] W ----- 00----00 00000000				
00D184 <sub>H</sub>	OSID6[R] W ----- 00----00 00000000				
00D188 <sub>H</sub>	OSID7[R] W ----- 00----00 00000000				
00D18C <sub>H</sub>	OSID8[R] W ----- 00----00 00000000				
00D190 <sub>H</sub>	OSID9[R] W ----- 00----00 00000000				
00D194 <sub>H</sub>	OSID10[R] W ----- 00----00 00000000				

Interrupt factor	Interrupt number		Inter rupt level	Offset	TBR default address	RN <sup>*1</sup>	Interrupt request batch read target
	Decimal	Hexa decimal					
ICU 0 (fetching) / ICU 1 (fetching)	45	2D	ICR2 9	348 <sub>H</sub>	000FFF48 <sub>H</sub>	29	○
ICU 2 (fetching) / ICU 3 (fetching)	46	2E	ICR3 0	344 <sub>H</sub>	000FFF44 <sub>H</sub>	30	○
*4	47	2F	ICR3 1	340 <sub>H</sub>	000FFF40 <sub>H</sub>	-	-
*4	48	30	ICR3 2	33C <sub>H</sub>	000FFF3C <sub>H</sub>	-	-
OCU 0 (match) / OCU 1 (match)	49	31	ICR3 3	338 <sub>H</sub>	000FFF38 <sub>H</sub>	33	○
OCU 2 (match) / OCU 3 (match)	50	32	ICR3 4	334 <sub>H</sub>	000FFF34 <sub>H</sub>	34	○
OCU 4 (match) / OCU 5 (match)	51	33	ICR3 5	330 <sub>H</sub>	000FFF30 <sub>H</sub>	35	○
OCU 6 (match) / OCU 7 (match)	52	34	ICR3 6	32C <sub>H</sub>	000FFF2C <sub>H</sub>	36	○
OCU 8 (match) / OCU 9 (match)	53	35	ICR3 7	328 <sub>H</sub>	000FFF28 <sub>H</sub>	37	○
OCU 10 (match) / OCU 11 (match)	54	36	ICR3 8	324 <sub>H</sub>	000FFF24 <sub>H</sub>	38	○
WG dead timer underflow 0 / 1 / 2 WG dead timer reload 0 / 1 / 2 WG DTTI 0	55	37	ICR3 9	320 <sub>H</sub>	000FFF20 <sub>H</sub>	39	○
WG dead timer underflow 3 / 4 / 5 WG dead timer reload 3 / 4 / 5 WG DTTI 1	56	38	ICR4 0	31C <sub>H</sub>	000FFF1C <sub>H</sub>	40	○
AD converter 0 / 1 / 2 / 3 / 4 / 5 / 6 / 7	57	39	ICR4 1	318 <sub>H</sub>	000FFF18 <sub>H</sub>	41	○
AD converter 8 / 9 / 10 / 11 / 12 / 13 / 14	58	3A	ICR4 2	314 <sub>H</sub>	000FFF14 <sub>H</sub>	42	○
AD converter 19 / 20	59	3B	ICR4 3	310 <sub>H</sub>	000FFF10 <sub>H</sub>	43	○
Base timer 0 IRQ 0/ base timer 0 IRQ 1	60	3C	ICR4 4	30C <sub>H</sub>	000FFF0C <sub>H</sub>	44	○
Base timer 1 IRQ 0/ base timer 1 IRQ 1	61	3D	ICR4 5	308 <sub>H</sub>	000FFF08 <sub>H</sub>	45	○
DMAC 0 / 1 / 2 / 3 / 4 / 5 / 6 / 7	62	3E	ICR4 6	304 <sub>H</sub>	000FFF04 <sub>H</sub>	-	○
Delay interrupt	63	3F	ICR4 7	300 <sub>H</sub>	000FFF00 <sub>H</sub>	-	-
System reserved	64	40	-	2FC <sub>H</sub>	000FFEFCH	-	-
System reserved	65	41	-	2F8 <sub>H</sub>	000FFEF8 <sub>H</sub>	-	-
Used with the INT instruction.	66	42	-	2F4 <sub>H</sub>	000FFEF4 <sub>H</sub>	-	-
			-			-	-
	255	FF		000 <sub>H</sub>	000FFC00 <sub>H</sub>		

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0V±10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"L" level output voltage	V <sub>OL1</sub>	P000 to P007*, P010 to P017, P020 to P027, P030 to P037, P040 to P047, P050 to P056, P060 to P066*, P070 to P072, P080 to P087*, P090 to P092*, P093, P094, P095 to P097*, P100 to P102*	V <sub>CC</sub> =4.5V I <sub>OL</sub> =2.0mA	0	-	0.4	V	
	V <sub>OL2</sub>	P021 to P023, P025 to P027	V <sub>CC</sub> =4.5V I <sub>OL</sub> =4.0mA	0	-	0.4	V	When FlexRay is selected
	V <sub>OL3</sub>	P000 to P007*, P010 to P017, P020, P024, P030 to P037, P040 to P047, P050 to P056, P060 to P066*, P070 to P072, P080 to P087*, P090 to P092*, P093, P094, P095 to P097*, P100 to P102*	V <sub>CC</sub> =4.5V I <sub>OL</sub> =5.0mA	0	-	0.4	V	
	V <sub>OL4</sub>	P040, P041, P063*, P064*, P080*, P081*, P083*, P084*	V <sub>CC</sub> =4.5V I <sub>OL</sub> =3.0mA	0	-	0.4	V	I <sup>2</sup> C shared pin (when I <sup>2</sup> C is selected)
	V <sub>OL5</sub>	DEBUGIF	V <sub>CC</sub> =2.7V I <sub>OL</sub> =25.0mA	0	-	0.25	V	

\*: Only available with MB91F583AM/F584AM/F585AM

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0V±10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Input Leak Current	I <sub>IL</sub>	All input pins	V <sub>CC</sub> = AV <sub>CC</sub> =5.5V V <sub>SS</sub> < V <sub>I</sub> < V <sub>CC</sub>	-5	-	+5	μA	
Pull-up resistance	R <sub>UP1</sub>	RSTX, NMIX	-	25	-	100	kΩ	
	R <sub>UP2</sub>	P000 to P007*, P010 to P017, P020 to P027, P030 to P037, P040 to P047, P050 to P056, P060 to P066*, P070 to P072, P080 to P087*, P090 to P092*, P093, P094, P095 to P097*, P100 to P102*	When pull-up resistance is selected	25	-	100	kΩ	
Input Capacitor	C <sub>IN</sub>	Other than V <sub>CC</sub> , V <sub>SS</sub> , AV <sub>CC</sub> , AV <sub>SS</sub> , C	-	-	5	15	pF	

\*: Only available with MB91F583AM/F584AM/F585AM

Normal synchronous transfer (SCR:SPI=0) and serial clock output signal detect level "L" (SMR:SCINV=1)



(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub> = 5.0V±10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t <sub>SCYC</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*	Master mode C <sub>L</sub> =50pF	4t <sub>CPP</sub>	-	ns	
SCK ↑ ⇒ SOT delay time	t <sub>SHOVI</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*, SOT0_0, SOT0_1*, SOT1, SOT2*, SOT3*		-30	+30	ns	
Valid SIN ⇒ SCK ↓ setup time	t <sub>IVSLI</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*, SIN0_0, SIN0_1*, SIN1, SIN2*, SIN3*		30	-	ns	
SCK ↓ ⇒ Valid SIN hold time	t <sub>SLIXI</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*		0	-	ns	
Serial clock "H"pulse width	t <sub>SHSL</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*	Slave mode C <sub>L</sub> =50pF	t <sub>CPP</sub> +10	-	ns	
Serial clock "L"pulse width	t <sub>SLSH</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*		2t <sub>CPP</sub> -10	-	ns	
SCK ↑ ⇒ SOT delay time	t <sub>SHOVE</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*, SOT0_0, SOT0_1*, SOT1, SOT2*, SOT3*		-	30	ns	
Valid SIN ⇒ SCK ↓ setup time	t <sub>IVSLE</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*, SIN0_0, SIN0_1*, SIN1, SIN2*, SIN3*		10	-	ns	
SCK ↓ ⇒ Valid SIN hold time	t <sub>SLIXE</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*		20	-	ns	
SCK fall time	t <sub>F</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*		-	5	ns	
SCK rise time	t <sub>R</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*		-	5	ns	

\*: Only available with MB91F583AM/F584AM/F585AM

Notes:

- This is the AC characteristic in CLK synchronized mode.
- C<sub>L</sub> is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operation clock used and other parameters.  
See Hardware Manual for details.




### 11.5.2 Definition of Terms

Resolution: Analog variation that is recognized by an A/D converter.

Linearity error: Deviation of the actual conversion characteristics from a straight line that connects the zero transition point ("0000 0000 0000"↔"0000 0000 0001") to the full-scale transition point ("1111 1111 1110"↔"1111 1111 1111").

Differential linearity error: Deviation of the input voltage from the ideal value that is required to change the output code by 1LSB.



### 11.5.3 Notes on Using A/D Converter

<About the output impedance of the analog input of external circuit>

When the external impedance is too high, the sampling time for analog voltages may not be sufficient. In this case, it is recommended to connect the capacitor (approx. 0.1 μF) to the analog input pin.

