

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	40MHz
Connectivity	l²C
Peripherals	LVD, POR, PWM, WDT
Number of I/O	14
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	· .
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	16-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	16-TSSOP
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s08sf4mtg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1	MCU	Block Diagram		
2	Pin Assignments 3			
3	Elect	rical Characteristics 5		
	3.1	Introduction		
	3.2	Parameter Classification 5		
	3.3	Absolute Maximum Ratings 5		
	3.4	Thermal Characteristics 6		
	3.5	ESD Protection and Latch-Up Immunity 7		
	3.6	DC Characteristics		
	3.7	Supply Current Characteristics 14		
	3.8	ICS Characteristics 16		
	3.9	AC Characteristics		
		3.9.1 Control Timing 18		
		3.9.2 Timer/PWM (TPM) Module Timing 19		
	3.10	ADC Characteristics		

	3.11 PRACMP Characteristics	21
	3.12 Flash Specifications	22
4	Ordering Information	23
5	Package Information	23
	5.1 Mechanical Drawings	23

Revision History

The following revision history table summarizes changes contained in this document.

Revision	Date	Description of Changes
2	4/30/2009	Initial public release.
3	8/18/2009	Polished.
4	9/19/2011	Updated V _{AIN} in the Table 12.

Related Documentation

Reference Manual

(MC9S08SF4RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

3 Electrical Characteristics

3.1 Introduction

This section contains electrical and timing specifications for the MC9S08SF4 series of microcontrollers available at the time of publication.

3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Ρ	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 2 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pullup resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	V _{DD}	–0.3 to 5.8	V
Maximum current into V _{DD}	I _{DD}	120	mA
Digital input voltage	V _{In}	–0.3 to V _{DD} + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	۱ _D	±25	mA
Storage temperature range	T _{stg}	–55 to 150	°C

Table 2. Absolute Maximum Ratings

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

 $^2\,$ All functional non-supply pins are internally clamped to V_{SS} and V_{DD}

³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in the external power supply going out of regulation. Ensure external V_{DD} load shunts current greater than the maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be small.

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T _A	T _L to T _H –40 to 125	°C
Thermal resistance (single-layer board)			
20-pin TSSOP 16-pin TSSOP	θ_{JA}	115 123	°C/W
Thermal resistance (four-layer board)			
20-pin TSSOP 16-pin TSSOP	θ_{JA}	76 75	°C/W

Table 3. Th	hermal Char	acteristics
-------------	-------------	-------------

The average chip-junction temperature (T_J) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

Where:

 $T_{A} = \text{Ambient temperature, °C}$ $\theta_{JA} = \text{Package thermal resistance, junction-to-ambient, °C/W}$ $P_{D} = P_{int} + P_{I/O}$ $P_{int} = I_{DD} \times V_{DD}, \text{Watts } \text{--- chip internal power}$ $P_{I/O} = \text{Power dissipation on input and output pins --- user determined}$

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_{D} = K \div (T_{J} + 273^{\circ}C) \qquad \qquad Eqn. 2$$

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2 \qquad Eqn. 3$$

Where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

3.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions must be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

During the device qualification ESD stresses were performed for the human body model (HBM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

DC Characteristics

Num	С	Parameter	Symbol	Min	Typical	Мах	Unit
7	Р	Input low voltage (2.7 V \leq V_{DD} \leq 5.5 V) (all digital inputs)	V _{IL}	V _{SS} -0.3	_	$0.35 \times V_{DD}$	V
8	D	Input hysteresis (all digital inputs)	V _{hys}	$0.06 \times V_{DD}$	_	$0.30 \times V_{DD}$	V
9	Р	Input Leakage Current (pins in high ohmic input mode) ¹ V _{in} = V _{DD5} or V _{SS5}	I _{in}	-1	_	1	μA
10	Р	Internal pullup resistors ²	R _{PU}	17.5	40.0	52.5	kΩ
10	Р	Internal pulldown resistor (IRQ)	R _{PD}	12.5	_	62.5	kΩ
	С	Output high voltage All I/O pins, low-drive strength, 5 V, I _{load} = -4 mA		V _{DD} – 1.5	_	_	V
	Р	Output high voltage All I/O pins, low-drive strength, 5 V, I _{load} = -2 mA		V _{DD} – 0.8	_	_	V
11	с	Output high voltage All I/O pins, low-drive strength, 3 V, $I_{load} = -1 \text{ mA}$	V	V _{DD} – 0.8	_	_	V
	С	Output high voltage All I/O pins, high-drive strength, 5 V, I _{load} = -15 mA	• он	V _{DD} – 1.5	_	_	V
	Ρ	Output high voltage All I/O pins, high-drive strength, 5 V, I _{load} = -10 mA		V _{DD} – 0.8	—		V
	С	Output high voltage All I/O pins, high-drive strength, 3 V, I _{load} = -5 mA		V _{DD} – 0.8	_	_	V
	С	Output low voltage All I/O pins, low-drive strength, 5 V, I _{load} = 4 mA		_	_	1.5	V
	Ρ	Output low voltage All I/O pins, low-drive strength, 5 V, I _{load} = 2 mA		_	_	0.8	V
12	С	Output low voltage All I/O pins, low-drive strength, 3 V, I _{load} = 1 mA	V	_	_	0.8	V
12	С	Output low voltage All I/O pins, high-drive strength, 5 V, I _{load} = 15 mA	OL	_	_	1.5	V
	Ρ	Output low voltage All I/O pins, high-drive strength, 5 V, I _{load} = 10 mA		_	_	0.8	V
	с	Output low voltage All I/O pins, high-drive strength, 3 V, I _{load} = 5 mA		—	—	0.8	V
13	D	Maximum total I _{OH} for all port pins 5 V 3 V	II _{OHT} I		_	100 60	mA
	D	Maximum total I _{OL} for all port pins 5 V 3 V	ll _{OLT} I		_	100 60	mA
14	D	dc injection current ^{2, 3, 4, 5} $V_{IN} < V_{SS}, V_{IN} > V_{DD}$ Single pin limit Total MCU limit, includes sum of all stressed pins	ll _{IC} I		_	0.2 5	mA mA
15	D	Input capacitance (all non-supply pins)	C _{In}	_		7	pF

Table 6. DC Characteristics (Temperature Range = -40 to 125 °C Ambient) (continued)

DC Characteristics

- ¹ Maximum leakage current occurs at a maximum operating temperature. The current decreases by approximately one-half for each 8 °C to 12 °C in the temperature range from 50 °C to 125 °C.
- ² Measurement condition for pull resistors: $V_{In} = V_{SS}$ for pullup and $V_{In} = V_{DD}$ for pulldown.
- $^3\,$ All functional non-supply pins are internally clamped to V_{SS} and V_{DD}
- ⁴ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- ⁵ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load shunts current greater than maximum injection current. This is the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which reduces overall power consumption).



Figure 4. Typical Low-Side Driver (Sink) Characteristics Low Drive (PTxDSn = 0), V_{DD} = 5.0 V, V_{OL} vs. I_{OL}

DC Characteristics



Figure 5. Typical Low-Side Driver (Sink) Characteristics Low Drive (PTxDSn = 0), V_{DD} = 3.0 V, V_{OL} vs. I_{OL}



Figure 6. Typical Low-Side Driver (Sink) Characteristics High Drive (PTxDSn = 1), V_{DD} = 5.0 V, V_{OL} vs. I_{OL}



Figure 11. Typical High-Side Driver (Source) Characteristics High Drive (PTxDSn = 1), V_{DD} = 3.0 V, V_{OH} vs. I_{OH}

3.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Num	С	Parameter	Symbol	V _{DD} (V)	Typical ¹	Max ²	Unit
4	Р	Run supply current ³ measured at	Ы	5	1.75	1.77	
I	D	(CPU clock = 2 MHz, $f_{Bus} = 1$ MHz)	DD	3	1.71	1.73	mA
2	Ρ	Run supply current ³ measured at	Blas	5	5.69	6.25	
2	D	(CPU clock = 16 MHz, f _{Bus} = 8 MHz)	UNDD	3	4.63	4.66	mA
3	Ρ	Run mode supply current ³ measured at	RI	5	11.53	12.00	
5	D (CPU clock = 40 MHz, f _{Bus} = 20 MHz)		UNDD	3	10.39	11.00	mA
Л	Ρ	Wait mode supply current ⁴ measured at	\\/I	5	3.95	4.54	
4	D	(f _{Bus} = 8 MHz)	VVIDD	3	3.58	4.00	mA
5	Ρ	Wait mode supply current ⁴ measured at	\\/I	5	8.36	9.62	m۵
5	D (f _{Bus} = 20 MHz)		UUDD	3	7.97	8.07	
	Ρ	Stop2 mode supply current -40 to 85 °C		5	1.99	18.47	
6	Р	-40 to 125 °C	S2I _{DD}			100	μA
	D	–40 to 85°C	00	3	1 95	16.9	
	D	–40 to 125°C		5	1.95	90	

Table 7. Supply	Current	Characteristics
-----------------	---------	-----------------

Supply Current Characteristics

Num	С	Parameter	Symbol	V _{DD} (V)	Typical ¹	Max ²	Unit
	Р	Stop3 mode supply current		_		19.4	
	Р	–40 to 125 °C		5	2	10.4	
7	P		S3I _{DD}			100	μA
	D	−40 to 85 °C −40 to 125 °C	66	3	1.97	16.82	
	D	-40 10 125 C				90	
8	D	PRACMP (PRG disabled) adder to stop3,		5	28.87	_	nA
Ũ	D	25 °C		3	27.06	—	nA
0	D	PRACMP (PRG enabled) adder to stop3,		5	79.42		nA
9	D	25 °C	_	3	57.4		nA
10	D			5	25		nA
10	D	ADC adder to stop2 or stop3, 25 °C	_	3	6		nA
	D			5	83.52	_	nA
11	D	LVD adder to stop3 ($LVDE = LVDSE = 1$)	_	3	83.52		nA
10	D	Adder to stop3 for oscillator enabled		5	0.03	_	μA
12	D	(IREFSTEN = 1)	—	3	0.01	_	μΑ
13	D	TPM1 and TPM2 adder to run mode, 25 $^\circ \! C$		5	0.16	_	mA
10	D	(CPU clock = 40 MHz, f _{Bus} = 20 MHz)		3	0.18		mA
14	D	PWT1 and PWT2 adder to run mode, 25 °C		5	0.43	_	mA
14	D	(CPU clock = 40 MHz, f _{Bus} = 20 MHz)	—	3	0.41	_	mA
15	D	PRACMP adder to run mode, 25 °C		5	0.35	_	mA
15	D	(CPU clock = 40 MHz, f_{Bus} = 20 MHz)	_	3	0.35		mA
16	D	MTIM1 and MTIM2 adder to run mode, 25 °C		5	0.26	_	mA
10	D	(CPU clock = 40 MHz, f _{Bus} = 20 MHz)		3	0.24	_	mA
17	D	ADC adder to run mode, 25 °C		5	0.42		mA
	D	(CPU clock = 40 MHz, f_{Bus} = 20 MHz)		3	0.32		mA
18	D	IIC adder to run mode, 25 °C		5	0.56	—	mA
10	D	(CPU clock = 40 MHz, f_{Bus} = 20 MHz)		3	0.53	_	mA

Table 7. Supply Current Characteristics (continued)

¹ Typicals are measured at 25 °C.

² Values given here are preliminary estimates prior to completing characterization.

³ All modules except ADC active, and does not include any dc loads on port pins.

⁴ Most customers are expected to find that the auto-wakeup from a stop mode can be used instead of the higher current wait mode.

ICS Characteristics



Figure 12. Typical Run I_{DD} vs. Bus Freq. (FEI) (ADC off)

3.8 ICS Characteristics

Refer to Figure 13 for crystal or resonator circuits.

able 8. ICS Specifications	(Temperature Range = -	-40 to 125 °C Ambient)
----------------------------	------------------------	-------------------------

No.	С	Characteristic		Symbol	Minimum	Typical ¹	Maximum	Unit
1	Т	Internal reference start-up	o time	t _{IRST}	_	60	100	μs
2	Ρ	Average internal reference frequency — trimmed		f _{int_t}	—	39.0625	_	kHz
3	Ρ	DCO output frequency	Low range (DRS = 00)	false t	16		20	MH7
5	Ρ	range — trimmed	Middle range (DRS = 10)	'dco_t	32		40	IVIFIZ
4	Ρ	Total deviation of DCO output from trimmed frequency ² Over full voltage and temperature range of –40 °C to 125 °C				-1.0 to 0.5	±3	
5	D	Total deviation of DCO output from trimmed frequency Over full voltage and temperature range of -40 °C to 85 °CTotal deviation of DCO output from trimmed frequency Over fixed voltage and temperature range of 0 to 70 °C		Δf_{dco_t}	_	-1.0 to 0.5	±2	%f _{dco}
6	D					±0.5	±1	
7	С	FLL acquisition time ^{2,3}		t _{Acquire}	_		1	ms
8	с	Long term jitter of DCO o over a 2 ms interval) ⁴	utput clock (averaged	C _{Jitter}	_	0.02	0.2	%f _{dco}

3.9.1 Control Timing

Parameter	Symbol	Minimum	Typical ¹	Maximum	Unit
Bus frequency (t _{cyc} = 1/f _{Bus})	f _{Bus}	1	_	20	MHz
External reset pulse width ²	t _{extrst}	100		—	ns
IRQ pulse width Asynchronous path ² Synchronous path ³	t _{ILIH,} t _{IHIL}	100 1.5 t _{cyc}	_	_	ns
KBIPx pulse width Asynchronous path ² Synchronous path ³	t _{ILIH,} t _{IHIL}	100 1.5 t _{cyc}	_	_	ns
Port rise and fall time (load = 50 pF) ⁴ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		3 30	_	ns
BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t _{MSSU}	500	_	_	ns
BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes ⁵	t _{MSH}	100	_	_	μS

Table 9. Control Timing

 $^1\,$ Data in Typical column was characterized at 5.0 V, 25 °C.

 $^{2}\;$ This is the shortest pulse that is guaranteed to be recognized.

³ This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 4 Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range –40 °C to 125 °C.

⁵ To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD} .



Figure 15. IRQ/KBIPx Timing

MC9S08SF4 Series MCU Data Sheet, Rev. 4

AC Characteristics

3.9.2 Timer/PWM (TPM) Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Function	Symbol	Min	Max	Unit
External clock frequency	f _{TCLK}	dc	f _{timer} /4	MHz
External clock period	t _{TCLK}	4	_	t _{cyc}
External clock high time	t _{clkh}	1.5	_	t _{cyc}
External clock low time	t _{clkl}	1.5	_	t _{cyc}
Input capture pulse width for TPM	t _{ICPW}	1.5	_	t _{cyc}
Timer clock frequency	f _{timer}	—	40	MHz



Figure 16. Timer External Clock



Figure 17. Timer Input Capture Pulse

3.10 ADC Characteristics

Table 11.	ADC	Characteristics
-----------	-----	-----------------

Num	С	Characteristic	Conditions	Symb	Min	Typical ¹	Max	Unit	Comment
1	D	Supply current ADLPC = 1	V _{DDA} ≤ 3.6 V (3.0 V Typ)			110	_		
	D	ADLSMP = 1 ADCO = 1	V _{DDA} ≤ 5.5 V (5.0 V Typ)	DDA		130	_	μΑ	
2	D	Supply current ADLPC = 1	V _{DDA} ≤ 3.6 V (3.0 V Typ)		—	200	_		
2	D	ADLSMP = 0 ADCO = 1	V _{DDA} ≤ 5.5 V (5.0 V Typ)	UDA	_	220	_	μιτ	Quer
3	D	Supply current ADLPC = 0	V _{DDA} ≤ 3.6 V (3.0 V Typ)			320	—	цА	temperature (Typ 25°C)
3	D	ADLSMP = 1 ADCO = 1	V _{DDA} ≤ 5.5 V (5.0 V Typ)	'DDA	_	360	—	μι	(),)
4	D	Supply current ADLPC = 0	V _{DDA} ≤ 3.6V (3.0 V Typ)		—	580	—		
-	D	ADLSMP = 0 ADCO = 1	V _{DDA} ≤ 5.5V (5.0 V Typ)	UDA	_	660	—	μΑ	
5	D	Supply current	Stop, Reset, Module Off	I _{DDA}	_	<1	100	nA	
6	D	Ref voltage high	—	V _{REFH}	2.7	V _{DDA}	V _{DDA}	V	
0	D	Ref coltage low	—	V _{REFL}	V _{SSA}	V _{SSA}	V _{SSA}	V	
7	D	ADC conversion clock	High speed (ADLPC = 0)	- f _{ADCK}	0.4	—	8.0	MHz	t _{ADCK} = 1/f _{ADCK}
,	D		Low power (ADLPC = 1)		0.4	—	4.0	101112	
8	D	ADC asynchronous clock source	High speed (ADLPC = 0)	function	2.5	4	6.6	MHz	t _{ADACK} =
U	D		Low power (ADLPC = 1)	- IADACK	1.25	2	3.3	IVITIZ	1/f _{ADACK}
٩	D	Conversion time	Short sample (ADLSMP = 0)	tuno	20	20	23	t _{ADCK}	Add 2 to 5 t_ $-1/f_{-}$
5	D		Long sample (ADLSMP = 1)	ADC	40	40	43	cycles	cycles
10	D	Sampla tima	Short sample (ADLSMP = 0)	+	4	4	4	t _{ADCK}	
10	D	Sample line	Long sample (ADLSMP = 1)	¹ ADS	24	24	24	cycles	
11	D	Input voltage	—	V _{ADIN}	V _{REFL}	—	V _{REFH}	V	
12	D	Input capacitance	_	C _{ADIN}	_	7	10	pF	Not Tested
13	D	Input impedance	—	R _{ADIN}	—	5	15	kΩ	Not Tested
14	D	Analog source impedance	_	R _{AS}	_	_	10 ²	kΩ	External to MCU

4 Ordering Information

This section contains ordering information for the device numbering system.

Example of the device numbering system:



5 Package Information

Table 14. Fackage Descriptions	Table 14.	Package	Descriptions
--------------------------------	-----------	---------	--------------

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
20	Thin Shrink Small Outline Package	TSSOP	TJ	948E	98ASH70169A
16	Thin Shrink Small Outline Package	TSSOP	TG	948F	98ASH70247A

5.1 Mechanical Drawings

The following pages are mechanical drawings for the packages described in Table 14. For the latest available drawings, please visit our web site (http://www.freescale.com) and enter the package's document number into the keyword search box.



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		L OUTLINE	PRINT VERSION NE	IT TO SCALE
TITLE:		DOCUMENT NE]: 98ASH70169A	RE∨: C
20 LD TSSOP, PITCH	0.65MM	CASE NUMBER	2: 948E-02	25 MAY 2005
	STANDARD: JE	DEC		





© FREESCALE SEMICONDUCTOR, INC. All rights reserved.		L OUTLINE	PRINT VERSION NE	IT TO SCALE	
TITLE:		DOCUMENT NE	1: 98ASH70169A	REV: C	
20 I DI TSSOP, PITCH	CASE NUMBER: 948E-02 25 MAY 200				
		STANDARD: JEDEC			

NOTES:

1. CONTROLLING DIMENSION: MILLIMETER

2. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M-1982.

3 DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.

4 dimension does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25 per side.

5 DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY

 7 dimensions are to be determined at datum plane [-w-

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE: 20 I D TSSOP, PITCH 0.65MM		DOCUMENT NO: 98ASH70169A		RE∨: C
		CASE NUMBER: 948E-02		25 MAY 2005
		STANDARD: JE	DEC	



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE:	DOCUMENT NE	: 98ASH70247A	RE∨: B	
16 LD TSSOP, PITCH 0.65MM		CASE NUMBER: 948F-01		19 MAY 2005
		STANDARD: JEDEC		





© FREESCALE SEMICONDUCTOR, INC. All RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE: 16 I.D. TSSOP PITCH 0.65MM		DOCUMENT NE	: 98ASH70247A	RE∨: B
		CASE NUMBER	948F-01	19 MAY 2005
		STANDARD: JE	DEC	

How to Reach Us:

Home Page:

www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale ™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009-2011. All rights reserved.

MC9S08SF4 Rev. 4 9/2011