




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                         |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                  |
| Core Processor             | S08                                                                                                                                                     |
| Core Size                  | 8-Bit                                                                                                                                                   |
| Speed                      | 40MHz                                                                                                                                                   |
| Connectivity               | I <sup>2</sup> C                                                                                                                                        |
| Peripherals                | LVD, POR, PWM, WDT                                                                                                                                      |
| Number of I/O              | 18                                                                                                                                                      |
| Program Memory Size        | 4KB (4K x 8)                                                                                                                                            |
| Program Memory Type        | FLASH                                                                                                                                                   |
| EEPROM Size                | -                                                                                                                                                       |
| RAM Size                   | 128 x 8                                                                                                                                                 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V                                                                                                                                             |
| Data Converters            | A/D 8x10b                                                                                                                                               |
| Oscillator Type            | External                                                                                                                                                |
| Operating Temperature      | -40°C ~ 125°C (TA)                                                                                                                                      |
| Mounting Type              | Surface Mount                                                                                                                                           |
| Package / Case             | 20-TSSOP (0.173", 4.40mm Width)                                                                                                                         |
| Supplier Device Package    | 20-TSSOP                                                                                                                                                |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08sf4mtj">https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08sf4mtj</a> |

# Table of Contents

|   |                                                    |    |                                       |    |
|---|----------------------------------------------------|----|---------------------------------------|----|
| 1 | MCU Block Diagram . . . . .                        | 3  | 3.11 PRACMP Characteristics . . . . . | 21 |
| 2 | Pin Assignments . . . . .                          | 3  | 3.12 Flash Specifications . . . . .   | 22 |
| 3 | Electrical Characteristics . . . . .               | 5  | 4 Ordering Information . . . . .      | 23 |
|   | 3.1 Introduction . . . . .                         | 5  | 5 Package Information . . . . .       | 23 |
|   | 3.2 Parameter Classification . . . . .             | 5  | 5.1 Mechanical Drawings . . . . .     | 23 |
|   | 3.3 Absolute Maximum Ratings. . . . .              | 5  |                                       |    |
|   | 3.4 Thermal Characteristics. . . . .               | 6  |                                       |    |
|   | 3.5 ESD Protection and Latch-Up Immunity . . . . . | 7  |                                       |    |
|   | 3.6 DC Characteristics. . . . .                    | 8  |                                       |    |
|   | 3.7 Supply Current Characteristics . . . . .       | 14 |                                       |    |
|   | 3.8 ICS Characteristics . . . . .                  | 16 |                                       |    |
|   | 3.9 AC Characteristics. . . . .                    | 17 |                                       |    |
|   | 3.9.1 Control Timing. . . . .                      | 18 |                                       |    |
|   | 3.9.2 Timer/PWM (TPM) Module Timing . . . . .      | 19 |                                       |    |
|   | 3.10 ADC Characteristics . . . . .                 | 20 |                                       |    |

## Revision History

The following revision history table summarizes changes contained in this document.

| Revision | Date      | Description of Changes                              |
|----------|-----------|-----------------------------------------------------|
| 2        | 4/30/2009 | Initial public release.                             |
| 3        | 8/18/2009 | Polished.                                           |
| 4        | 9/19/2011 | Updated $V_{AIN}$ in the <a href="#">Table 12</a> . |

## Related Documentation

### Reference Manual (MC9S08SF4RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

# 1 MCU Block Diagram

The block diagram, [Figure 1](#), shows the structure of the MC9S08SF4 MCU.




Figure 1. MC9S08SF4 Series Block Diagram

## 2 Pin Assignments

This section shows the pin assignments for the MC9S08SF4 series devices.




Figure 2. MC9S08SF4 in 20-Pin TSSOP Package




Figure 3. MC9S08SF4 in 16-Pin TSSOP Package

## 3 Electrical Characteristics

### 3.1 Introduction

This section contains electrical and timing specifications for the MC9S08SF4 series of microcontrollers available at the time of publication.

### 3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

**Table 1. Parameter Classifications**

|          |                                                                                                                                                                                                                        |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>P</b> | Those parameters are guaranteed during production testing on each individual device.                                                                                                                                   |
| <b>C</b> | Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.                                                                              |
| <b>T</b> | Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category. |
| <b>D</b> | Those parameters are derived mainly from simulations.                                                                                                                                                                  |

#### NOTE

The classification is shown in the column labeled “C” in the parameter tables where appropriate.

### 3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in [Table 2](#) may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pullup resistor associated with the pin is enabled.

**Table 2. Absolute Maximum Ratings**

| Rating                                                                                          | Symbol    | Value                  | Unit |
|-------------------------------------------------------------------------------------------------|-----------|------------------------|------|
| Supply voltage                                                                                  | $V_{DD}$  | −0.3 to 5.8            | V    |
| Maximum current into $V_{DD}$                                                                   | $I_{DD}$  | 120                    | mA   |
| Digital input voltage                                                                           | $V_{In}$  | −0.3 to $V_{DD} + 0.3$ | V    |
| Instantaneous maximum current<br>Single pin limit (applies to all port pins) <sup>1, 2, 3</sup> | $I_D$     | ±25                    | mA   |
| Storage temperature range                                                                       | $T_{stg}$ | −55 to 150             | °C   |

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive ( $V_{DD}$ ) and negative ( $V_{SS}$ ) clamp voltages, then use the larger of the two resistance values.

<sup>2</sup> All functional non-supply pins are internally clamped to  $V_{SS}$  and  $V_{DD}$ .

<sup>3</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in the external power supply going out of regulation. Ensure external  $V_{DD}$  load shunts current greater than the maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

### 3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be small.

**Table 3. Thermal Characteristics**

| Rating                                                                  | Symbol        | Value                        | Unit |
|-------------------------------------------------------------------------|---------------|------------------------------|------|
| Operating temperature range (packaged)                                  | $T_A$         | $T_L$ to $T_H$<br>−40 to 125 | °C   |
| Thermal resistance (single-layer board)<br>20-pin TSSOP<br>16-pin TSSOP | $\theta_{JA}$ | 115<br>123                   | °C/W |
| Thermal resistance (four-layer board)<br>20-pin TSSOP<br>16-pin TSSOP   | $\theta_{JA}$ | 76<br>75                     | °C/W |

The average chip-junction temperature ( $T_J$ ) in °C can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA}) \quad \text{Eqn. 1}$$

Table 4. ESD and Latch-up Test Conditions

| Model      | Description                 | Symbol | Value | Unit     |
|------------|-----------------------------|--------|-------|----------|
| Human Body | Series resistance           | R1     | 1500  | $\Omega$ |
|            | Storage capacitance         | C      | 100   | pF       |
|            | Number of pulses per pin    | —      | 1     |          |
| Latch-up   | Minimum input voltage limit | —      | -2.5  | V        |
|            | Maximum input voltage limit | —      | 7.5   | V        |

Table 5. ESD and Latch-Up Protection Characteristics

| No. | Rating <sup>1</sup>                           | Symbol    | Min        | Max | Unit |
|-----|-----------------------------------------------|-----------|------------|-----|------|
| 1   | Human body model (HBM)                        | $V_{HBM}$ | $\pm 2000$ | —   | V    |
| 2   | Charge device model (CDM)                     | $V_{CDM}$ | $\pm 500$  | —   | V    |
| 3   | Latch-up current at $T_A = 125^\circ\text{C}$ | $I_{LAT}$ | $\pm 100$  | —   | mA   |

<sup>1</sup> Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

### 3.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 6. DC Characteristics (Temperature Range = -40 to 125 °C Ambient)


| Num | C | Parameter                                                                                           | Symbol     | Min                  | Typical      | Max            | Unit     |
|-----|---|-----------------------------------------------------------------------------------------------------|------------|----------------------|--------------|----------------|----------|
| 1   | P | Supply voltage (run, wait, and stop modes.)                                                         | $V_{DD}$   | 2.7                  | —            | 5.5            | V        |
| 2   | P | Low-voltage detection threshold — high range<br>( $V_{DD}$ falling)<br>( $V_{DD}$ rising)           | $V_{LVDH}$ | 3.9<br>4.0           | —<br>—       | 4.1<br>4.2     | V<br>V   |
|     | P | Low-voltage detection threshold — low range<br>( $V_{DD}$ falling)<br>( $V_{DD}$ rising)            | $V_{LVDL}$ | 2.48<br>2.54         | 2.56<br>2.62 | 2.64<br>2.7    | V<br>V   |
| 3   | P | Low-voltage warning threshold — high range<br>( $V_{DD}$ falling)<br>( $V_{DD}$ rising)             | $V_{LVWH}$ | 2.66<br>2.72         | —<br>—       | 2.82<br>2.88   | V<br>V   |
|     | P | Low-voltage warning threshold — low range<br>( $V_{DD}$ falling)<br>( $V_{DD}$ rising)              | $V_{LVWL}$ | 2.84<br>2.90         | —<br>—       | 3.00<br>3.06   | V<br>V   |
| 4   | D | Low-voltage inhibit reset/recover hysteresis<br>5 V<br>3 V                                          | $V_{hys}$  | —<br>—               | 100<br>60    | —<br>—         | mV<br>mV |
| 5   | P | Bandgap voltage reference<br>Factory trimmed at $V_{DD} = 3.0\text{ V}$ , Temp = $25^\circ\text{C}$ | $V_{BG}$   | 1.185                | 1.200        | 1.215          | V        |
| 6   | P | Input high voltage ( $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ) (all digital inputs)            | $V_{IH}$   | $0.65 \times V_{DD}$ | —            | $V_{DD} + 0.3$ | V        |

Table 6. DC Characteristics (Temperature Range = -40 to 125 °C Ambient) (continued)


| Num | C | Parameter                                                                                                                                                     | Symbol      | Min                  | Typical | Max                  | Unit     |
|-----|---|---------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|----------------------|---------|----------------------|----------|
| 7   | P | Input low voltage ( $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ) (all digital inputs)                                                                       | $V_{IL}$    | $V_{SS} - 0.3$       | —       | $0.35 \times V_{DD}$ | V        |
| 8   | D | Input hysteresis (all digital inputs)                                                                                                                         | $V_{hys}$   | $0.06 \times V_{DD}$ | —       | $0.30 \times V_{DD}$ | V        |
| 9   | P | Input Leakage Current (pins in high ohmic input mode) <sup>1</sup><br>$V_{in} = V_{DD5}$ or $V_{SS5}$                                                         | $I_{in}$    | -1                   | —       | 1                    | μA       |
| 10  | P | Internal pullup resistors <sup>2</sup>                                                                                                                        | $R_{PU}$    | 17.5                 | 40.0    | 52.5                 | kΩ       |
|     | P | Internal pulldown resistor (IRQ)                                                                                                                              | $R_{PD}$    | 12.5                 | —       | 62.5                 | kΩ       |
| 11  | C | Output high voltage All I/O pins, low-drive strength, 5 V, $I_{load} = -4\text{ mA}$                                                                          | $V_{OH}$    | $V_{DD} - 1.5$       | —       | —                    | V        |
|     | P | Output high voltage All I/O pins, low-drive strength, 5 V, $I_{load} = -2\text{ mA}$                                                                          |             | $V_{DD} - 0.8$       | —       | —                    | V        |
|     | C | Output high voltage All I/O pins, low-drive strength, 3 V, $I_{load} = -1\text{ mA}$                                                                          |             | $V_{DD} - 0.8$       | —       | —                    | V        |
|     | C | Output high voltage All I/O pins, high-drive strength, 5 V, $I_{load} = -15\text{ mA}$                                                                        |             | $V_{DD} - 1.5$       | —       | —                    | V        |
|     | P | Output high voltage All I/O pins, high-drive strength, 5 V, $I_{load} = -10\text{ mA}$                                                                        |             | $V_{DD} - 0.8$       | —       | —                    | V        |
|     | C | Output high voltage All I/O pins, high-drive strength, 3 V, $I_{load} = -5\text{ mA}$                                                                         |             | $V_{DD} - 0.8$       | —       | —                    | V        |
| 12  | C | Output low voltage All I/O pins, low-drive strength, 5 V, $I_{load} = 4\text{ mA}$                                                                            | $V_{OL}$    | —                    | —       | 1.5                  | V        |
|     | P | Output low voltage All I/O pins, low-drive strength, 5 V, $I_{load} = 2\text{ mA}$                                                                            |             | —                    | —       | 0.8                  | V        |
|     | C | Output low voltage All I/O pins, low-drive strength, 3 V, $I_{load} = 1\text{ mA}$                                                                            |             | —                    | —       | 0.8                  | V        |
|     | C | Output low voltage All I/O pins, high-drive strength, 5 V, $I_{load} = 15\text{ mA}$                                                                          |             | —                    | —       | 1.5                  | V        |
|     | P | Output low voltage All I/O pins, high-drive strength, 5 V, $I_{load} = 10\text{ mA}$                                                                          |             | —                    | —       | 0.8                  | V        |
|     | C | Output low voltage All I/O pins, high-drive strength, 3 V, $I_{load} = 5\text{ mA}$                                                                           |             | —                    | —       | 0.8                  | V        |
| 13  | D | Maximum total $I_{OH}$ for all port pins<br>5 V<br>3 V                                                                                                        | $ I_{OHT} $ | —<br>—               | —<br>—  | 100<br>60            | mA       |
|     | D | Maximum total $I_{OL}$ for all port pins<br>5 V<br>3 V                                                                                                        | $ I_{OLT} $ | —<br>—               | —<br>—  | 100<br>60            | mA       |
| 14  | D | dc injection current <sup>2, 3, 4, 5</sup><br>$V_{IN} < V_{SS}$ , $V_{IN} > V_{DD}$<br>Single pin limit<br>Total MCU limit, includes sum of all stressed pins | $ I_{IC} $  | —<br>—               | —<br>—  | 0.2<br>5             | mA<br>mA |
| 15  | D | Input capacitance (all non-supply pins)                                                                                                                       | $C_{In}$    | —                    | —       | 7                    | pF       |

## DC Characteristics


- <sup>1</sup> Maximum leakage current occurs at a maximum operating temperature. The current decreases by approximately one-half for each 8 °C to 12 °C in the temperature range from 50 °C to 125 °C.
- <sup>2</sup> Measurement condition for pull resistors:  $V_{In} = V_{SS}$  for pullup and  $V_{In} = V_{DD}$  for pulldown.
- <sup>3</sup> All functional non-supply pins are internally clamped to  $V_{SS}$  and  $V_{DD}$ .
- <sup>4</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- <sup>5</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load shunts current greater than maximum injection current. This is the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which reduces overall power consumption).




**Figure 4. Typical Low-Side Driver (Sink) Characteristics**  
 Low Drive ( $PTxDSn = 0$ ),  $V_{DD} = 5.0\text{ V}$ ,  $V_{OL}$  vs.  $I_{OL}$




**Figure 5. Typical Low-Side Driver (Sink) Characteristics**  
 Low Drive ( $PTxDSn = 0$ ),  $V_{DD} = 3.0\text{ V}$ ,  $V_{OL}$  vs.  $I_{OL}$




**Figure 6. Typical Low-Side Driver (Sink) Characteristics**  
 High Drive ( $PTxDSn = 1$ ),  $V_{DD} = 5.0\text{ V}$ ,  $V_{OL}$  vs.  $I_{OL}$




**Figure 7. Typical Low-Side Driver (Sink) Characteristics**  
 High Drive ( $PTxDSn = 1$ ),  $V_{DD} = 3.0\text{ V}$ ,  $V_{OL}$  vs.  $I_{OL}$



**Figure 8. Typical High-Side Driver (Source) Characteristics**  
 Low Drive ( $PTxDSn = 0$ ),  $V_{DD} = 5.0\text{ V}$ ,  $V_{OH}$  vs.  $I_{OH}$



**Figure 9. Typical High-Side Driver (Source) Characteristics**  
 Low Drive ( $PTxDSn = 0$ ),  $V_{DD} = 3.0\text{ V}$ ,  $V_{OH}$  vs.  $I_{OH}$



**Figure 10. Typical High-Side Driver (Source) Characteristics**  
 High Drive ( $PTxDSn = 1$ ),  $V_{DD} = 5.0\text{ V}$ ,  $V_{OH}$  vs.  $I_{OH}$

Table 7. Supply Current Characteristics (continued)

| Num | C | Parameter                                                                                | Symbol            | V <sub>DD</sub> (V) | Typical <sup>1</sup> | Max <sup>2</sup> | Unit |
|-----|---|------------------------------------------------------------------------------------------|-------------------|---------------------|----------------------|------------------|------|
| 7   | P | Stop3 mode supply current<br>–40 to 85 °C<br>–40 to 125 °C                               | S3I <sub>DD</sub> | 5                   | 2                    | 18.4             | μA   |
|     | P |                                                                                          |                   |                     |                      | 100              |      |
|     | D |                                                                                          |                   | 3                   | 1.97                 | 16.82            |      |
|     | D |                                                                                          |                   |                     |                      | 90               |      |
| 8   | D | PRACMP (PRG disabled) adder to stop3, 25 °C                                              | —                 | 5                   | 28.87                | —                | nA   |
|     | D |                                                                                          |                   | 3                   | 27.06                | —                | nA   |
| 9   | D | PRACMP (PRG enabled) adder to stop3, 25 °C                                               | —                 | 5                   | 79.42                | —                | nA   |
|     | D |                                                                                          |                   | 3                   | 57.4                 | —                | nA   |
| 10  | D | ADC adder to stop2 or stop3, 25 °C                                                       | —                 | 5                   | 25                   | —                | nA   |
|     | D |                                                                                          |                   | 3                   | 6                    | —                | nA   |
| 11  | D | LVD adder to stop3 (LVDE = LVDSE = 1)                                                    | —                 | 5                   | 83.52                | —                | nA   |
|     | D |                                                                                          |                   | 3                   | 83.52                | —                | nA   |
| 12  | D | Adder to stop3 for oscillator enabled (IREFSTEN = 1)                                     | —                 | 5                   | 0.03                 | —                | μA   |
|     | D |                                                                                          |                   | 3                   | 0.01                 | —                | μA   |
| 13  | D | TPM1 and TPM2 adder to run mode, 25 °C (CPU clock = 40 MHz, f <sub>BUS</sub> = 20 MHz)   | —                 | 5                   | 0.16                 | —                | mA   |
|     | D |                                                                                          |                   | 3                   | 0.18                 | —                | mA   |
| 14  | D | PWT1 and PWT2 adder to run mode, 25 °C (CPU clock = 40 MHz, f <sub>BUS</sub> = 20 MHz)   | —                 | 5                   | 0.43                 | —                | mA   |
|     | D |                                                                                          |                   | 3                   | 0.41                 | —                | mA   |
| 15  | D | PRACMP adder to run mode, 25 °C (CPU clock = 40 MHz, f <sub>BUS</sub> = 20 MHz)          | —                 | 5                   | 0.35                 | —                | mA   |
|     | D |                                                                                          |                   | 3                   | 0.35                 | —                | mA   |
| 16  | D | MTIM1 and MTIM2 adder to run mode, 25 °C (CPU clock = 40 MHz, f <sub>BUS</sub> = 20 MHz) | —                 | 5                   | 0.26                 | —                | mA   |
|     | D |                                                                                          |                   | 3                   | 0.24                 | —                | mA   |
| 17  | D | ADC adder to run mode, 25 °C (CPU clock = 40 MHz, f <sub>BUS</sub> = 20 MHz)             | —                 | 5                   | 0.42                 | —                | mA   |
|     | D |                                                                                          |                   | 3                   | 0.32                 | —                | mA   |
| 18  | D | IIC adder to run mode, 25 °C (CPU clock = 40 MHz, f <sub>BUS</sub> = 20 MHz)             | —                 | 5                   | 0.56                 | —                | mA   |
|     | D |                                                                                          |                   | 3                   | 0.53                 | —                | mA   |

<sup>1</sup> Typicals are measured at 25 °C.

<sup>2</sup> Values given here are preliminary estimates prior to completing characterization.

<sup>3</sup> All modules except ADC active, and does not include any dc loads on port pins.


<sup>4</sup> Most customers are expected to find that the auto-wakeup from a stop mode can be used instead of the higher current wait mode.

### 3.9.2 Timer/PWM (TPM) Module Timing


Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

**Table 10. TPM/MTIM Input Timing**

| Function                          | Symbol      | Min | Max           | Unit      |
|-----------------------------------|-------------|-----|---------------|-----------|
| External clock frequency          | $f_{TCLK}$  | dc  | $f_{timer}/4$ | MHz       |
| External clock period             | $t_{TCLK}$  | 4   | —             | $t_{cyc}$ |
| External clock high time          | $t_{clkh}$  | 1.5 | —             | $t_{cyc}$ |
| External clock low time           | $t_{clkl}$  | 1.5 | —             | $t_{cyc}$ |
| Input capture pulse width for TPM | $t_{ICPW}$  | 1.5 | —             | $t_{cyc}$ |
| Timer clock frequency             | $f_{timer}$ | —   | 40            | MHz       |



**Figure 16. Timer External Clock**



**Figure 17. Timer Input Capture Pulse**

### 3.10 ADC Characteristics

Table 11. ADC Characteristics

| Num | C | Characteristic                      | Conditions                                  | Symb        | Min        | Typical <sup>1</sup> | Max             | Unit                 | Comment                                       |  |
|-----|---|-------------------------------------|---------------------------------------------|-------------|------------|----------------------|-----------------|----------------------|-----------------------------------------------|--|
| 1   | D | Supply current<br>ADLPC = 1         | $V_{DDA} \leq 3.6 \text{ V}$<br>(3.0 V Typ) | $I_{DDA}$   | —          | 110                  | —               | $\mu\text{A}$        | Over<br>temperature<br>(Typ 25°C)             |  |
|     | D | ADLSMP = 1<br>ADCO = 1              | $V_{DDA} \leq 5.5 \text{ V}$<br>(5.0 V Typ) |             | —          | 130                  | —               |                      |                                               |  |
| 2   | D | Supply current<br>ADLPC = 1         | $V_{DDA} \leq 3.6 \text{ V}$<br>(3.0 V Typ) | $I_{DDA}$   | —          | 200                  | —               | $\mu\text{A}$        |                                               |  |
|     | D | ADLSMP = 0<br>ADCO = 1              | $V_{DDA} \leq 5.5 \text{ V}$<br>(5.0 V Typ) |             | —          | 220                  | —               |                      |                                               |  |
| 3   | D | Supply current<br>ADLPC = 0         | $V_{DDA} \leq 3.6 \text{ V}$<br>(3.0 V Typ) | $I_{DDA}$   | —          | 320                  | —               | $\mu\text{A}$        |                                               |  |
|     | D | ADLSMP = 1<br>ADCO = 1              | $V_{DDA} \leq 5.5 \text{ V}$<br>(5.0 V Typ) |             | —          | 360                  | —               |                      |                                               |  |
| 4   | D | Supply current<br>ADLPC = 0         | $V_{DDA} \leq 3.6 \text{ V}$<br>(3.0 V Typ) | $I_{DDA}$   | —          | 580                  | —               | $\mu\text{A}$        |                                               |  |
|     | D | ADLSMP = 0<br>ADCO = 1              | $V_{DDA} \leq 5.5 \text{ V}$<br>(5.0 V Typ) |             | —          | 660                  | —               |                      |                                               |  |
| 5   | D | Supply current                      | Stop, Reset,<br>Module Off                  | $I_{DDA}$   | —          | <1                   | 100             | nA                   |                                               |  |
| 6   | D | Ref voltage high                    | —                                           | $V_{REFH}$  | 2.7        | $V_{DDA}$            | $V_{DDA}$       | V                    |                                               |  |
|     | D | Ref coltage low                     | —                                           | $V_{REFL}$  | $V_{SSA}$  | $V_{SSA}$            | $V_{SSA}$       | V                    |                                               |  |
| 7   | D | ADC conversion<br>clock             | High speed<br>(ADLPC = 0)                   | $f_{ADCK}$  | 0.4        | —                    | 8.0             | MHz                  | $t_{ADCK} = 1/f_{ADCK}$                       |  |
|     | D |                                     | Low power<br>(ADLPC = 1)                    |             | 0.4        | —                    | 4.0             |                      |                                               |  |
| 8   | D | ADC<br>asynchronous<br>clock source | High speed<br>(ADLPC = 0)                   | $f_{ADACK}$ | 2.5        | 4                    | 6.6             | MHz                  | $t_{ADACK} = 1/f_{ADACK}$                     |  |
|     | D |                                     | Low power<br>(ADLPC = 1)                    |             | 1.25       | 2                    | 3.3             |                      |                                               |  |
| 9   | D | Conversion time                     | Short sample<br>(ADLSMP = 0)                | $t_{ADC}$   | 20         | 20                   | 23              | $t_{ADCK}$<br>cycles | Add 2 to 5<br>$t_{Bus} = 1/f_{Bus}$<br>cycles |  |
|     | D |                                     | Long sample<br>(ADLSMP = 1)                 |             | 40         | 40                   | 43              |                      |                                               |  |
| 10  | D | Sample time                         | Short sample<br>(ADLSMP = 0)                | $t_{ADS}$   | 4          | 4                    | 4               | $t_{ADCK}$<br>cycles |                                               |  |
|     | D |                                     | Long sample<br>(ADLSMP = 1)                 |             | 24         | 24                   | 24              |                      |                                               |  |
| 11  | D | Input voltage                       | —                                           | $V_{ADIN}$  | $V_{REFL}$ | —                    | $V_{REFH}$      | V                    |                                               |  |
| 12  | D | Input<br>capacitance                | —                                           | $C_{ADIN}$  | —          | 7                    | 10              | pF                   | Not Tested                                    |  |
| 13  | D | Input impedance                     | —                                           | $R_{ADIN}$  | —          | 5                    | 15              | k $\Omega$           | Not Tested                                    |  |
| 14  | D | Analog source<br>impedance          | —                                           | $R_{AS}$    | —          | —                    | 10 <sup>2</sup> | k $\Omega$           | External to<br>MCU                            |  |

Table 11. ADC Characteristics (continued)

| Num | C | Characteristic                          | Conditions  | Symb      | Min    | Typical <sup>1</sup> | Max       | Unit | Comment                     |
|-----|---|-----------------------------------------|-------------|-----------|--------|----------------------|-----------|------|-----------------------------|
| 15  | D | Ideal resolution (1LSB)                 | 10-bit mode | RES       | 2.637  | 4.883                | 5.371     | mV   | $V_{REFH}/2^N$              |
|     | D |                                         | 8-bit mode  |           | 10.547 | 19.53                | 21.48     |      |                             |
| 16  | D | Total unadjusted error                  | 10-bit mode | $E_{TUE}$ | 0      | $\pm 1.5$            | $\pm 3.5$ | LSB  | Includes quantization       |
|     | D |                                         | 8-bit mode  |           | 0      | $\pm 0.7$            | $\pm 1.0$ |      |                             |
| 17  | P | Differential non-linearity <sup>3</sup> | 10-bit mode | DNL       | 0      | $\pm 0.5$            | $\pm 1.0$ | LSB  |                             |
|     | C |                                         | 8-bit mode  |           | 0      | $\pm 0.3$            | $\pm 0.5$ |      |                             |
| 18  | P | Integral non-linearity                  | 10-bit mode | INL       | 0      | $\pm 0.5$            | $\pm 1.0$ | LSB  |                             |
|     | C |                                         | 8-bit mode  |           | 0      | $\pm 0.3$            | $\pm 0.5$ |      |                             |
| 19  | D | Zero-scale error                        | 10-bit mode | $E_{ZS}$  | 0      | $\pm 1.5$            | $\pm 3.1$ | LSB  | $V_{ADIN} = V_{SSA}$        |
|     | D |                                         | 8-bit mode  |           | 0      | $\pm 0.5$            | $\pm 0.7$ |      |                             |
| 20  | D | Full-scale error                        | 10-bit mode | $E_{FS}$  | 0      | $\pm 1.0$            | $\pm 1.5$ | LSB  | $V_{ADIN} = V_{DDA}$        |
|     | D |                                         | 8-bit mode  |           | 0      | $\pm 0.5$            | $\pm 0.5$ |      |                             |
| 21  | D | Quantization error                      | 10-bit mode | $E_Q$     | —      | —                    | $\pm 0.5$ | LSB  | 8-bit mode is not truncated |
| 22  | P | Temp sensor slope                       | −40–25 °C   | —         | —      | 3.266                | —         | —    |                             |
|     |   |                                         | 25–125 °C   | —         | —      | 3.638                | —         | —    |                             |
| 23  | P | Temp sensor voltage                     | —           | —         | —      | 1.396                | —         | —    |                             |

<sup>1</sup> Typical values assume  $V_{DDA} = 5.0$  V, Temp = 25 °C,  $f_{ADCK} = 1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> At 4 MHz, for maximum frequency, use proportionally lower source impedance.

<sup>3</sup> Monotonicity and no-missing-codes guaranteed

### 3.11 PRACMP Characteristics

Table 12. PRACMP Specifications

| Num | C | Characteristic                             | Symbol       | Min            | Typical | Max      | Unit    |
|-----|---|--------------------------------------------|--------------|----------------|---------|----------|---------|
| 1   | P | Supply voltage                             | $V_{PWR}$    | 2.70           | —       | 5.50     | V       |
| 2   | C | Supply current (active) (PRG enabled)      | $I_{DDACT1}$ | —              | —       | 60       | $\mu$ A |
| 3   | C | Supply current (active) (PRG disabled)     | $I_{DDACT2}$ | —              | —       | 40       | $\mu$ A |
| 4   | C | Supply current (ACMP and PRG all disabled) | $I_{DDDIS}$  | —              | —       | 2        | nA      |
| 5   | C | Analog input voltage                       | $V_{AIN}$    | $V_{SS} - 0.3$ | —       | $V_{DD}$ | V       |
| 6   | C | Analog input offset voltage                | $V_{AIO}$    | —              | 5       | 40       | mV      |
| 7   | C | Analog comparator hysteresis               | $V_H$        | 3.0            | —       | 20.0     | mV      |
| 8   | C | Analog input leakage current               | $I_{ALKG}$   | —              | —       | 1        | nA      |
| 9   | C | Analog comparator initialization delay     | $t_{AINIT}$  | —              | —       | 1.0      | $\mu$ s |

Table 12. PRACMP Specifications (continued)

| Num | C | Characteristic                                 | Symbol                      | Min         | Typical | Max      | Unit |
|-----|---|------------------------------------------------|-----------------------------|-------------|---------|----------|------|
| 10  | D | Programmable reference generator inputs        | $V_{In1}$<br>( $V_{DD50}$ ) | 2.7         | 5.0     | 5.5      | V    |
| 11  | D | Programmable reference generator inputs        | $V_{In2}$<br>( $V_{DD25}$ ) | 2.25        | 2.5     | 2.75     | V    |
| 12  | C | Programmable reference generator step size     | $V_{step}$                  | -0.25       | 0       | 0.25     | LSB  |
| 13  | P | Programmable reference generator voltage range | $V_{prgout}$                | $V_{In}/32$ | —       | $V_{in}$ | V    |

## 3.12 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Memory section.

Table 13. Flash Characteristics

| Characteristic                                                                                      | Symbol           | Min         | Typical      | Max    | Unit       |
|-----------------------------------------------------------------------------------------------------|------------------|-------------|--------------|--------|------------|
| Supply voltage for program/erase<br>-40°C to 125°C                                                  | $V_{prog/erase}$ | 2.7         | —            | 5.5    | V          |
| Supply voltage for read operation                                                                   | $V_{Read}$       | 2.7         | —            | 5.5    | V          |
| Internal FCLK frequency <sup>1</sup>                                                                | $f_{FCLK}$       | 150         | —            | 200    | kHz        |
| Internal FCLK period (1/FCLK)                                                                       | $t_{Fcyc}$       | 5           | —            | 6.67   | μs         |
| Byte program time (random location) <sup>(2)</sup>                                                  | $t_{prog}$       | 9           |              |        | $t_{Fcyc}$ |
| Byte program time (burst mode) <sup>(2)</sup>                                                       | $t_{Burst}$      | 4           |              |        | $t_{Fcyc}$ |
| Page erase time <sup>2</sup>                                                                        | $t_{Page}$       | 4000        |              |        | $t_{Fcyc}$ |
| Mass erase time <sup>(2)</sup>                                                                      | $t_{Mass}$       | 20,000      |              |        | $t_{Fcyc}$ |
| Program/erase endurance <sup>3</sup><br>$T_L$ to $T_H$ = -40 °C to 125 °C<br>$T = 25^\circ\text{C}$ |                  | 10,000<br>— | —<br>100,000 | —<br>— | cycles     |
| Data retention <sup>4</sup>                                                                         | $t_{D\_ret}$     | 15          | 100          | —      | years      |

<sup>1</sup> The frequency of this clock is controlled by a software setting.

<sup>2</sup> These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.


<sup>3</sup> **Typical endurance for flash** was evaluated for this product family on the 9S12Dx64. For additional information on how Delta defines typical endurance, please refer to engineering bulletin *Typical Endurance for Nonvolatile Memory* (document EB619/D).

<sup>4</sup> **Typical data retention** values are based on intrinsic capability of the technology measured at a high temperature and de-rated to 25 °C using the Arrhenius equation. For additional information on how Delta defines typical data retention, please refer to engineering bulletin *Typical Data Retention for Nonvolatile Memory* (document EB618/D).

## 4 Ordering Information

This section contains ordering information for the device numbering system.

Example of the device numbering system:




## 5 Package Information


Table 14. Package Descriptions

| Pin Count | Package Type                      | Abbreviation | Designator | Case No. | Document No. |
|-----------|-----------------------------------|--------------|------------|----------|--------------|
| 20        | Thin Shrink Small Outline Package | TSSOP        | TJ         | 948E     | 98ASH70169A  |
| 16        | Thin Shrink Small Outline Package | TSSOP        | TG         | 948F     | 98ASH70247A  |




### 5.1 Mechanical Drawings

The following pages are mechanical drawings for the packages described in Table 14. For the latest available drawings, please visit our web site (<http://www.freescale.com>) and enter the package's document number into the keyword search box.





|                                                         |                          |                            |             |
|---------------------------------------------------------|--------------------------|----------------------------|-------------|
| © FREESCALE SEMICONDUCTOR, INC.<br>ALL RIGHTS RESERVED. | MECHANICAL OUTLINE       | PRINT VERSION NOT TO SCALE |             |
| TITLE:<br><br>16 LD TSSOP, PITCH 0.65MM                 | DOCUMENT NO: 98ASH70247A |                            | REV: B      |
|                                                         | CASE NUMBER: 948F-01     |                            | 19 MAY 2005 |
|                                                         | STANDARD: JEDEC          |                            |             |



|                                                         |                          |                            |  |
|---------------------------------------------------------|--------------------------|----------------------------|--|
| © FREESCALE SEMICONDUCTOR, INC.<br>ALL RIGHTS RESERVED. | MECHANICAL OUTLINE       | PRINT VERSION NOT TO SCALE |  |
| TITLE:<br><br>16 LD TSSOP, PITCH 0.65MM                 | DOCUMENT NO: 98ASH70247A | REV: B                     |  |
|                                                         | CASE NUMBER: 948F-01     | 19 MAY 2005                |  |
|                                                         | STANDARD: JEDEC          |                            |  |