



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	26
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s9s08rn32w1mlcr



- Input/Output
  - Up to 55 GPIOs including one output-only pin
  - Two 8-bit keyboard interrupt modules (KBI)
  - Two true open-drain output pins
  - Eight, ultra-high current sink pins supporting 20 mA source/sink current
- Package options
  - 64-pin LQFP
  - 48-pin LQFP
  - 32-pin LQFP



Field	Description	Values
CC	Package designator	<ul> <li>LH = 64-pin LQFP</li> <li>LF = 48-pin LQFP</li> <li>LC = 32-pin LQFP</li> </ul>

## 2.4 Example

This is an example part number:

S9S08RN60W1MLH

## 3 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

**Table 1. Parameter Classifications** 

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

# 4 Ratings

# 4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	<b>–</b> 55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.






Figure 3. Typical  $I_{OH}$  Vs.  $V_{DD}$ - $V_{OH}$  (high drive strength) ( $V_{DD}$  = 5 V)




Figure 4. Typical  $I_{OH}$  Vs.  $V_{DD}$ - $V_{OH}$  (high drive strength) ( $V_{DD}$  = 3 V)






Figure 7. Typical  $I_{OL}$  Vs.  $V_{OL}$  (high drive strength) ( $V_{DD} = 5 \text{ V}$ )




Figure 8. Typical  $I_{OL}$  Vs.  $V_{OL}$  (high drive strength) ( $V_{DD} = 3 \text{ V}$ )



# 5.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

Table 4. Supply current characteristics

Num	С	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp
1	С	Run supply current FEI	RI <sub>DD</sub>	20 MHz	5	12.6	_	mA	-40 to 125 °C
	С	mode, all modules on; run from flash		10 MHz		7.2	_		
		Hom hash		1 MHz		2.4	_		
	С			20 MHz	3	9.6	_		
	С			10 MHz		6.1	_		
				1 MHz		2.1	_		
2	С	Run supply current FEI	RI <sub>DD</sub>	20 MHz	5	10.5	_	mA	-40 to 125 °C
	С	mode, all modules off & gated; run from flash		10 MHz		6.2	_		
		gated, full from flasif		1 MHz		2.3	_		
	С			20 MHz	3	7.4	_		
	С			10 MHz		5.0	_		
				1 MHz		2.0	_		
3	Р	Run supply current FBE	$RI_{DD}$	20 MHz	5	12.1	14.8	mA	-40 to 125 °C
	С	mode, all modules on; run from RAM		10 MHz		6.5	_		
		IIOIII I IAWI		1 MHz		1.8	_		
	Р			20 MHz	3	9.1	11.8		
	С			10 MHz		5.5	_		
				1 MHz		1.5	_		
4	Р	Run supply current FBE	RI <sub>DD</sub>	20 MHz	5	9.8	12.3	mA	-40 to 125 °C
	С	mode, all modules off & gated; run from RAM		10 MHz		5.4	_		
		gated, full from that		1 MHz		1.6	_		
	Р			20 MHz	3	6.9	9.2		
	С			10 MHz		4.4	_		
				1 MHz		1.4	_		
5	С	Wait mode current FEI	WI <sub>DD</sub>	20 MHz	5	7.8	_	mA	-40 to 125 °C
	С	mode, all modules on		10 MHz		4.5	_		
				1 MHz		1.3	_		
	С			20 MHz	3	5.1	_		
				10 MHz		3.5	_		
				1 MHz		1.2	_		
6	С	Stop3 mode supply	S3I <sub>DD</sub>	_	5	3.8	_	μΑ	-40 to 125 °C
	С	current no clocks active (except 1 kHz LPO clock) <sup>2, 3</sup>		_	3	3	_		-40 to 125 °C



Table 4.	Supply current	characteristics (	(continued)
----------	----------------	-------------------	-------------

Num	С	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp
7	С	ADC adder to stop3	_	_	5	44	_	μΑ	-40 to 125 °C
	С	ADLPC = 1			3	40	_		
		ADLSMP = 1							
		ADCO = 1							
		MODE = 10B							
		ADICLK = 11B							
8	С	TSI adder to stop34	_	_	5	111	_	μΑ	-40 to 125 °C
	С	PS = 010B			3	110	_		
		NSCN =0x0F							
		EXTCHRG = 0							
		REFCHRG = 0							
		DVOLT = 01B							
9	С	LVD adder to stop3 <sup>5</sup>	_	_	5	130		μΑ	-40 to 125 °C
	С				3	125			

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. RTC adder cause <1 μA I<sub>DD</sub> increase typically, RTC clock source is 1 kHz LPO clock.
- 3. ACMP adder cause <1  $\mu$ A I<sub>DD</sub> increase typically.
- 4. The current varies with TSI configuration and capacity of touch electrode. Please refer to TSI electrical specifications.
- 5. LVD is periodically woken up from stop3 by 5% duty cycle. The period is equal to or less than 2 ms.

## 5.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

## 5.1.3.1 EMC radiated emissions operating behaviors



## 5.2.2 Debug trace timing specifications

Table 6. Debug trace operating behaviors

Symbol	Description	Min.	Max.	Unit
t <sub>cyc</sub>	t <sub>cyc</sub> Clock period		Frequency dependent	
t <sub>wl</sub>	Low pulse width	2	_	ns
t <sub>wh</sub>	High pulse width	2	_	ns
t <sub>r</sub>	Clock and data rise time	_	3	ns
t <sub>f</sub>	Clock and data fall time	_	3	ns
t <sub>s</sub>	Data setup	3	_	ns
t <sub>h</sub>	Data hold	2	_	ns




Figure 11. TRACE\_CLKOUT specifications




Figure 12. Trace data specifications

# 5.2.3 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 7. FTM input timing

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f <sub>TCLK</sub>	0	f <sub>Bus</sub> /4	Hz

Table 7. FTM input timing (continued)

No.	С	Function	Symbol	Min	Max	Unit
2	D	External clock period	t <sub>TCLK</sub>	4	_	t <sub>cyc</sub>
3	D	External clock high time	t <sub>clkh</sub>	1.5	_	t <sub>cyc</sub>
4	D	External clock low time	t <sub>clkl</sub>	1.5	_	t <sub>cyc</sub>
5	D	Input capture pulse width	t <sub>ICPW</sub>	1.5	_	t <sub>cyc</sub>




Figure 13. Timer external clock




Figure 14. Timer input capture pulse

## 5.3 Thermal specifications

### 5.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.



Table 8	Thermal	characteristics

Rating	Symbol	Value	Unit					
Operating temperature range (packaged)	T <sub>A</sub>	T <sub>L</sub> to T <sub>H</sub> -40 to 125	°C					
Junction temperature range	T <sub>J</sub>	-40 to 135	°C					
	Thermal resistance single-layer board							
64-pin LQFP	$\theta_{JA}$	71	°C/W					
48-pin LQFP	$\theta_{JA}$	81	°C/W					
32-pin LQFP	$\theta_{JA}$	86	°C/W					
	Thermal resistance	e four-layer board						
64-pin LQFP	$\theta_{JA}$	53	°C/W					
48-pin LQFP	$\theta_{JA}$	57	°C/W					
32-pin LQFP	$\theta_{JA}$	57	°C/W					

The average chip-junction temperature  $(T_I)$  in  ${}^{\circ}C$  can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$

Where:

 $T_A = Ambient temperature, °C$ 

 $\theta_{IA}$  = Package thermal resistance, junction-to-ambient, °C/W

$$P_D = P_{int} + P_{I/O}$$

 $P_{int} = I_{DD} \times V_{DD}$ , Watts - chip internal power

 $P_{I/O}$  = Power dissipation on input and output pins - user determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_I$  (if  $P_{I/O}$  is neglected) is:

$$P_D = K \div (T_J + 273 \, ^{\circ}C)$$

Solving the equations above for K gives:

$$K = P_D \times (T_A + 273 \text{ }^{\circ}\text{C}) + \theta_{JA} \times (P_D)^2$$

where K is a constant pertaining to the particular part. K can be determined by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving the above equations iteratively for any value of  $T_A$ .

# 6 Peripheral operating requirements and behaviors



# 6.1 External oscillator (XOSC) and ICS characteristics

Table 9. XOSC and ICS specifications (temperature range = -40 to 125 °C ambient)

Num	С	С	haracteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	С	Oscillator	Low range (RANGE = 0)	f <sub>lo</sub>	32	_	40	kHz
	С	crystal or resonator	High range (RANGE = 1) FEE or FBE mode <sup>2, 2</sup>	f <sub>hi</sub>	4	_	20	MHz
-	С		High range (RANGE = 1), high gain (HGO = 1), FBELP mode	f <sub>hi</sub>	4	_	20	MHz
	С		High range (RANGE = 1), low power (HGO = 0), FBELP mode	f <sub>hi</sub>	4	_	20	MHz
2	D	Lo	ad capacitors	C1, C2		See Note <sup>3</sup>		
3	D	Feedback resistor	Low Frequency, Low-Power Mode <sup>4, 4</sup>	$R_F$	_	_	_	ΜΩ
			Low Frequency, High-Gain Mode		_	10	_	ΜΩ
			High Frequency, Low- Power Mode		_	1	_	ΜΩ
			High Frequency, High-Gain Mode		_	1	_	ΜΩ
4	D	Series resistor -	Low-Power Mode <sup>4</sup>	R <sub>S</sub>	_	_	_	kΩ
		Low Frequency	High-Gain Mode		_	200	_	kΩ
5	D	Series resistor - High Frequency	Low-Power Mode <sup>4</sup>	$R_S$	_	_	_	kΩ
	D	Series resistor -	4 MHz		_	0	_	kΩ
	D	High Frequency,	8 MHz		_	0	_	kΩ
	D	High-Gain Mode	16 MHz		_	0	_	kΩ
6	С	Crystal start-up	Low range, low power	t <sub>CSTL</sub>	_	1000	_	ms
	С	time Low range = 39.0625 kHz	Low range, high power		_	800	_	ms
	С	crystal; High	High range, low power	t <sub>CSTH</sub>	_	3	_	ms
	С	range = 20 MHz crystal <sup>5, 5</sup> , <sup>6</sup>	High range, high power		_	1.5	_	ms
7	Т	Internal re	eference start-up time	t <sub>IRST</sub>	_	20	50	μs
8	D	Square wave	FEE or FBE mode <sup>2</sup>	f <sub>extal</sub>	0.03125	_	5	MHz
	D	input clock frequency	FBELP mode		0	_	20	MHz
9	Р	Average inter	nal reference frequency - trimmed	f <sub>int_t</sub>	_	39.0625	_	kHz
10	Р	DCO output frequency range - trimmed		f <sub>dco_t</sub>	16	_	20	MHz



Table 9. XOSC and ICS specifications (temperature range = -40 to 125 °C ambient) (continued)

Num	С	C	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
11	Р	Total deviation of DCO output from trimmed	Over full voltage range and temperature range of -40 to 125 °C	$\Delta f_{dco\_t}$	_	_	±2.0	
	С	frequency <sup>5</sup>	Over full voltage range and temperature range of -40 to 105 °C				±1.5	%f <sub>dco</sub>
	С		Over fixed voltage and temperature range of 0 to 70 °C				±1.0	
12	С	FLL a	cquisition time <sup>5</sup> , <sup>7</sup>	t <sub>Acquire</sub>	_	_	2	ms
13	С		tter of DCO output clock d over 2 ms interval) <sup>8</sup>	C <sub>Jitter</sub>	_	0.02	0.2	%f <sub>dco</sub>

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
- 3. See crystal or resonator manufacturer's recommendation.
- Load capacitors (C<sub>1</sub>,C<sub>2</sub>), feedback resistor (R<sub>F</sub>) and series resistor (R<sub>S</sub>) are incorporated internally when RANGE = HGO = 0.
- 5. This parameter is characterized and not tested on each device.
- 6. Proper PC board layout procedures must be followed to achieve specifications.
- 7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, DMX32 bit is changed, DRS bit is changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.




Figure 15. Typical crystal or resonator circuit



## 6.3.2 Analog comparator (ACMP) electricals

Table 13. Comparator electrical specifications

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	$V_{DDA}$	2.7	_	5.5	V
Т	Supply current (Operation mode)	I <sub>DDA</sub>	_	10	20	μΑ
D	Analog input voltage	V <sub>AIN</sub>	V <sub>SS</sub> - 0.3	_	$V_{DDA}$	V
Р	Analog input offset voltage	V <sub>AIO</sub>	_	_	40	mV
С	Analog comparator hysteresis (HYST=0)	V <sub>H</sub>	_	15	20	mV
С	Analog comparator hysteresis (HYST=1)	V <sub>H</sub>	_	20	30	mV
Т	Supply current (Off mode)	I <sub>DDAOFF</sub>	_	60	_	nA
С	Propagation Delay	t <sub>D</sub>	_	0.4	1	μs

### 6.4 Communication interfaces

## 6.4.1 SPI switching specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$ , unless noted, and 100 pF load on all SPI pins. All timing assumes slew rate control is disabled and high drive strength is enabled for SPI output pins.


Table 14. SPI master mode timing

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f <sub>op</sub>	Frequency of operation	f <sub>Bus</sub> /2048	f <sub>Bus</sub> /2	Hz	f <sub>Bus</sub> is the bus clock
2	t <sub>SPSCK</sub>	SPSCK period	2 x t <sub>Bus</sub>	2048 x t <sub>Bus</sub>	ns	$t_{Bus} = 1/f_{Bus}$
3	t <sub>Lead</sub>	Enable lead time	1/2	_	t <sub>SPSCK</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1/2	_	t <sub>SPSCK</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>Bus</sub> - 30	1024 x t <sub>Bus</sub>	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	15	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	0	_	ns	_
8	t <sub>v</sub>	Data valid (after SPSCK edge)	_	25	ns	_
9	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_




Table 14.	SPI master	mode timing	(continued)
I UDIC IT.	OI I IIIGGIGI	mode uning	(OOIILIII aca)

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
10	t <sub>RI</sub>	Rise time input	_	t <sub>Bus</sub> - 25	ns	_
	t <sub>FI</sub>	Fall time input				
11	t <sub>RO</sub>	Rise time output	_	25	ns	_
	t <sub>FO</sub>	Fall time output				



- 1. If configured as an output.
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 17. SPI master mode timing (CPHA=0)



- 1.If configured as output
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 18. SPI master mode timing (CPHA=1)

S9S08RN60 Series Data Sheet Data Sheet, Rev. 1, 01/2014.



### reripheral operating requirements and behaviors

Table 15. SPI slave mode timing

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f <sub>op</sub>	Frequency of operation	0	f <sub>Bus</sub> /4	Hz	f <sub>Bus</sub> is the bus clock as defined in .
2	t <sub>SPSCK</sub>	SPSCK period	4 x t <sub>Bus</sub>	_	ns	$t_{Bus} = 1/f_{Bus}$
3	t <sub>Lead</sub>	Enable lead time	1	_	t <sub>Bus</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1	_	t <sub>Bus</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>Bus</sub> - 30	_	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	15	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	25	_	ns	_
8	t <sub>a</sub>	Slave access time	_	t <sub>Bus</sub>	ns	Time to data active from high-impedance state
9	t <sub>dis</sub>	Slave MISO disable time	_	t <sub>Bus</sub>	ns	Hold time to high- impedance state
10	t <sub>v</sub>	Data valid (after SPSCK edge)	_	25	ns	_
11	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
12	t <sub>RI</sub>	Rise time input	_	t <sub>Bus</sub> - 25	ns	_
	t <sub>Fl</sub>	Fall time input				
13	t <sub>RO</sub>	Rise time output	_	25	ns	_
	t <sub>FO</sub>	Fall time output				




Figure 19. SPI slave mode timing (CPHA = 0)






Figure 20. SPI slave mode timing (CPHA=1)

# 6.5 Human-machine interfaces (HMI)

# 6.5.1 TSI electrical specifications

Table 16. TSI electrical specifications

Symbol	Description	Min.	Туре	Max	Unit
TSI_RUNF	Fixed power consumption in run mode	_	100	_	μA
TSI_RUNV	Variable power consumption in run mode (depends on oscillator's current selection)	1.0	_	128	μА
TSI_EN	Power consumption in enable mode	_	100	_	μA
TSI_DIS	Power consumption in disable mode	_	1.2	_	μA
TSI_TEN	TSI analog enable time	_	66	_	μs
TSI_CREF	TSI reference capacitor	_	1.0	_	pF
TSI_DVOLT	Voltage variation of VP & VM around nominal values	-10	_	10	%

### 7 Dimensions

# 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

S9S08RN60 Series Data Sheet Data Sheet, Rev. 1, 01/2014.



Table 17. Pin availability by package pin-count (continued)

	Pin Number	•	Lowest Priority <> Highest						
64-LQFP	48-LQFP	32-LQFP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4		
20	16	11	PTC3	FTM2CH3	_	ADP11	_		
21	17	12	PTC2	FTM2CH2	_	ADP10	_		
22	18	_	PTD7	KBI1P7	TXD2	_	_		
23	19	_	PTD6	KBI1P6	RXD2	_	_		
24	20	_	PTD5	KBI1P5	_	_	_		
25	21	13	PTC1	_	FTM2CH1	ADP9	TSI7		
26	22	14	PTC0	_	FTM2CH0	ADP8	TSI6		
27	_	_	PTF7	_	_	ADP15	_		
28	_	_	PTF6	_	_	ADP14	_		
29	_	_	PTF5	_	_	ADP13	_		
30	_	_	PTF4	_	_	ADP12	_		
31	23	15	PTB3	KBI0P7	MOSI0	ADP7	TSI5		
32	24	16	PTB2	KBI0P6	SPSCK0	ADP6	TSI4		
33	25	17	PTB1	KBI0P5	TXD0	ADP5	TSI3		
34	26	18	PTB0	KBI0P4	RXD0	ADP4	TSI2		
35	_	_	PTF3	_	_	_	TSI15		
36	_	_	PTF2	_	_	_	TSI14		
37	27	19	PTA7	FTM2FAULT2	_	ADP3	TSI1		
38	28	20	PTA6	FTM2FAULT1	_	ADP2	TSI0		
39	29	_	PTE4	_	_	_	_		
40	30	_	_	_	_	_	V <sub>SS</sub>		
41	31	_		_	_	_	$V_{DD}$		
42	_	_	PTF1	_	_	_	TSI13		
43	_	_	PTF0	_	_	_	TSI12		
44	32	_	PTD4	KBI1P4	_	_	_		
45	33	21	PTD3	KBI1P3	SS1	_	TSI11		
46	34	22	PTD2	KBI1P2	MISO1	_	TSI10		
47	35	23	PTA3 <sup>2, 2</sup>	KBI0P3	TXD0	SCL	_		
48	36	24	PTA2 <sup>2</sup>	KBI0P2	RXD0	SDA	_		
49	37	25	PTA1	KBI0P1	FTM0CH1	ACMP1	ADP1		
50	38	26	PTA0	KBI0P0	FTM0CH0	ACMP0	ADP0		
51	39	27	PTC7	_	TxD1	_	TSI9		
52	40	28	PTC6		RxD1	_	TSI8		
53	41	_	PTE3	_	SS0	_	_		
54	42	_	PTE2	_	MISO0	_	_		
55	_	_	PTG3	_	_	_	_		
56	_	_	PTG2	_	_	_	_		
57	_	_	PTG1		_	_	_		



rmoul

Table 17. Pin availability by package pin-count (continued)

Pin Number			Lowest Priority <> Highest				
64-LQFP	48-LQFP	32-LQFP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
58	_	_	PTG0	_	_	_	_
59	43	_	PTE1 <sup>1</sup>	_	MOSI0	_	_
60	44	_	PTE0 <sup>1</sup>	_	SPSCK0	TCLK1	_
61	45	29	PTC5	_	FTM1CH1	_	_
62	46	30	PTC4	_	FTM1CH0	RTCO	_
63	47	31	_	_	_	_	RESET
64	48	32	_	_	_	BKGD	MS

- 1. This is a high current drive pin when operated as output.
- 2. This is a true open-drain pin when operated as output.

### Note

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. The table above illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.



## 8.2 Device pin assignment




Figure 21. S9S08RN60 64-pin LQFP package






Figure 23. S9S08RN60 32-pin LQFP package

# 9 Revision history

The following table provides a revision history for this document.

Table 18. Revision history

Rev. No.	Date	Substantial Changes
1	01/2014	Initial Release



#### How to Reach Us:

### **Home Page:**

www.freescale.com

### Web Support:

http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

### Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale<sup>TM</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2014 Freescale Semiconductor, Inc.

Document Number: S9S08RN60

Rev. 1, 01/2014

