



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	26
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s9s08rn32w1vlcr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- Input/Output
  - Up to 55 GPIOs including one output-only pin
  - Two 8-bit keyboard interrupt modules (KBI)
  - Two true open-drain output pins
  - Eight, ultra-high current sink pins supporting 20 mA source/sink current
- Package options
  - 64-pin LQFP
  - 48-pin LQFP
  - 32-pin LQFP



# **Table of Contents**

1	Orde	ering pa	rts4	
	1.1	Determ	ining valid orderable parts4	
2	Part	identific	cation4	
	2.1	Descrip	otion4	
	2.2	Format		
	2.3	Fields.	4	
	2.4	Examp	le5	
3	Para	ameter (	Classification5	
4	Rati	ngs	5	
	4.1	Therma	al handling ratings5	
	4.2	Moistu	re handling ratings6	
	4.3	ESD ha	andling ratings6	
	4.4	Voltage	e and current operating ratings6	
5	Gen	eral	7	
	5.1	Nonsw	itching electrical specifications7	
		5.1.1	DC characteristics7	
		5.1.2	Supply current characteristics14	
		5.1.3	EMC performance15	,
	5.2	Switchi	ng specifications16	,
		5.2.1	Control timing	,

		5.2.2	Debug trace timing specifications17			
		5.2.3	FTM module timing17			
	5.3	Therma	al specifications18			
		5.3.1	Thermal characteristics			
6	Peri	pheral c	perating requirements and behaviors19			
	6.1	Externa	al oscillator (XOSC) and ICS characteristics20			
	6.2	NVM s	pecifications21			
	6.3	Analog				
		6.3.1	ADC characteristics23			
		6.3.2	Analog comparator (ACMP) electricals25			
	6.4	Comm	unication interfaces26			
		6.4.1	SPI switching specifications26			
	6.5	Human	-machine interfaces (HMI)29			
		6.5.1	TSI electrical specifications29			
7	Dim	ensions				
	7.1	Obtaini	ng package dimensions29			
8	Pinc	out				
	8.1	Signal	multiplexing and pin assignments30			
	8.2	Device	pin assignment33			
9	Revision history					



# 1 Ordering parts

### 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to www.freescale.com and perform a part number search for the following device numbers: RN60, RN48 and RN32.

# 2 Part identification

## 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

## 2.2 Format

Part numbers for this device have the following format:

S 9 S08 RN AA F1 B CC

### 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
S	Qualification status	S = fully qualified, general market flow
9	Memory	• 9 = flash based
S08	Core	• S08 = 8-bit CPU
RN	Device family	• RN
AA	Approximate flash size in KB	<ul> <li>60 = 60 KB</li> <li>48 = 48 KB</li> <li>32 = 32 KB</li> </ul>
F1	Fab and mask set identifier	• W1
В	Temperature range (°C)	• M = -40 to 125

Table continues on the next page...



Parameter Classification

Field	Description	Values
CC	Package designator	<ul> <li>LH = 64-pin LQFP</li> <li>LF = 48-pin LQFP</li> <li>LC = 32-pin LQFP</li> </ul>

### 2.4 Example

This is an example part number:

S9S08RN60W1MLH

# **3** Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 1.	Parameter	Classifications
----------	-----------	-----------------

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

# 4 Ratings

## 4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	-55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.



Symbol	Description	Min.	Max.	Unit
V <sub>DIO</sub>	Digital input voltage (except RESET, EXTAL, XTAL, or true open drain pin PTA2 and PTA3)	-0.3	V <sub>DD</sub> + 0.3	V
	Digital input voltage (true open drain pin PTA2 and PTA3)	-0.3	6	V
V <sub>AIO</sub>	Analog <sup>1</sup> , RESET, EXTAL, and XTAL input voltage	-0.3	V <sub>DD</sub> + 0.3	V
Ι <sub>D</sub>	I <sub>D</sub> Instantaneous maximum current single pin limit (applies to all port pins)		25	mA
V <sub>DDA</sub>	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V

1. All digital I/O pins, except open-drain pin PTA2 and PTA3, are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>. PTA2 and PTA3 is only clamped to V<sub>SS</sub>.

# 5 General

# 5.1 Nonswitching electrical specifications

### 5.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Symbol	С		Descriptions		Min	Typical <sup>1</sup>	Мах	Unit
—	Operating voltage		—	2.7	—	5.5	V	
V <sub>OH</sub>	С	Output high voltage	All I/O pins, standard- drive strength	5 V, I <sub>load</sub> = -5 mA	V <sub>DD</sub> - 0.8		_	V
	С			3 V, I <sub>load</sub> = -2.5 mA	V <sub>DD</sub> - 0.8		_	V
	С	-	High current drive pins, high-drive	5 V, I <sub>load</sub> = -20 mA	V <sub>DD</sub> - 0.8		_	V
	С		strength <sup>2, 2</sup>	3 V, I <sub>load</sub> = -10 mA	V <sub>DD</sub> - 0.8		_	V
I <sub>OHT</sub>	D	Output high	Max total I <sub>OH</sub> for all	5 V	_	_	-100	mA
		current	ports	3 V		—	-50	
V <sub>OL</sub>	С	Output low voltage	All I/O pins, standard- drive strength	5 V, I <sub>load</sub> = 5 mA	—		0.8	V
	С			3 V, I <sub>load</sub> = 2.5 mA			0.8	V
	С		High current drive pins, high-drive	5 V, I <sub>load</sub> =20 mA	—		0.8	V
	С		strength <sup>2</sup>	3 V, I <sub>load</sub> = 10 mA	—	_	0.8	V

#### Table 2. DC characteristics

Table continues on the next page ...



Symbol	С	Description	Min	Тур	Max	Unit
V <sub>LVDH</sub>	С	Falling low-voltage det threshold - high range (L = $1$ ) <sup>3</sup>		4.3	4.4	V
V <sub>LVW1H</sub>	С	Falling low- voltage (LVWV =		4.4	4.5	V
V <sub>LVW2H</sub>	С	warning threshold - high range		4.5	4.6	V
V <sub>LVW3H</sub>	С	Level 3 fa (LVWV =	<u> </u>	4.6	4.7	V
V <sub>LVW4H</sub>	С	Level 4 fa (LVWV =	<u> </u>	4.7	4.8	V
V <sub>HYSH</sub>	С	High range low-voltage detect/warning hystere		100		mV
V <sub>LVDL</sub>	С	Falling low-voltage det threshold - low range (LV 0)		2.61	2.66	V
V <sub>LVDW1L</sub>	С	Falling low- voltage (LVWV =	<u> </u>	2.7	2.78	V
V <sub>LVDW2L</sub>	С	warning threshold - low range		2.8	2.88	V
V <sub>LVDW3L</sub>	С	Level 3 fa (LVWV =		2.9	2.98	V
V <sub>LVDW4L</sub>	С	Level 4 fa (LVWV =		3.0	3.08	V
V <sub>HYSDL</sub>	С	Low range low-voltage d hysteresis	etect —	40		mV
V <sub>HYSWL</sub>	С	Low range low-voltag warning hysteresis	je —	80		mV
V <sub>BG</sub>	Р	Buffered bandgap outp	ut <sup>4</sup> 1.14	1.16	1.18	V

Table 3.	LVD and POF	Specification	(continued)
----------	-------------	---------------	-------------

1. Maximum is highest voltage that POR is guaranteed.

2. POR ramp time must be longer than 20us/V to get a stable startup.

3. Rising thresholds are falling threshold + hysteresis.

4. Voltage factory trimmed at  $V_{DD}$  = 5.0 V, Temp = 125 °C

nonswitching electrical specifications




Figure 5. Typical  $I_{OL}$  Vs.  $V_{OL}$  (standard drive strength) ( $V_{DD}$  = 5 V)




Figure 6. Typical  $I_{OL}$  Vs.  $V_{OL}$  (standard drive strength) ( $V_{DD}$  = 3 V)



Num	С	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp
7	С	ADC adder to stop3	—	_	5	44	_	μA	-40 to 125 °C
	С	ADLPC = 1			3	40	—	]	
		ADLSMP = 1							
		ADCO = 1							
		MODE = 10B							
		ADICLK = 11B							
8	С	TSI adder to stop3 <sup>4</sup>	—	_	5	111	_	μA	-40 to 125 °C
	С	PS = 010B			3	110	_		
		NSCN =0x0F							
		EXTCHRG = 0							
		REFCHRG = 0							
		DVOLT = 01B							
9	С	LVD adder to stop3 <sup>5</sup>	—	—	5	130	—	μA	-40 to 125 °C
	С				3	125			

Table 4. Supply current characteristics (continued)

1. Data in Typical column was characterized at 5.0 V, 25  $^\circ C$  or is typical recommended value.

2. RTC adder cause <1  $\mu$ A I<sub>DD</sub> increase typically, RTC clock source is 1 kHz LPO clock.

3. ACMP adder cause <1  $\mu A$  I\_{DD} increase typically.

4. The current varies with TSI configuration and capacity of touch electrode. Please refer to TSI electrical specifications.

5. LVD is periodically woken up from stop3 by 5% duty cycle. The period is equal to or less than 2 ms.

### 5.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

#### 5.1.3.1 EMC radiated emissions operating behaviors



### 5.2.2 Debug trace timing specifications

Symbol	Description	Min.	Max.	Unit
t <sub>cyc</sub>	Clock period	Frequency	dependent	MHz
t <sub>wi</sub>	Low pulse width	2	—	ns
t <sub>wh</sub>	High pulse width	2	—	ns
t <sub>r</sub>	Clock and data rise time		3	ns
t <sub>f</sub>	Clock and data fall time		3	ns
t <sub>s</sub>	Data setup	3	—	ns
t <sub>h</sub>	Data hold	2	—	ns




Figure 11. TRACE\_CLKOUT specifications




Figure 12. Trace data specifications

### 5.2.3 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f <sub>TCLK</sub>	0	f <sub>Bus</sub> /4	Hz

Table 7. FTM input timing

Table continues on the next page...



## 6.1 External oscillator (XOSC) and ICS characteristics

#### Table 9. XOSC and ICS specifications (temperature range = -40 to 125 °C ambient)

Num	С	C	characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	С	Oscillator	Low range (RANGE = 0)	f <sub>lo</sub>	32	—	40	kHz
	С	crystal or resonator	High range (RANGE = 1) FEE or FBE mode <sup>2, 2</sup>	f <sub>hi</sub>	4	—	20	MHz
	С		High range (RANGE = 1), high gain (HGO = 1), FBELP mode	f <sub>hi</sub>	4	_	20	MHz
	С		High range (RANGE = 1), low power (HGO = 0), FBELP mode	f <sub>hi</sub>	4	_	20	MHz
2	D	Lo	bad capacitors	C1, C2		See Note <sup>3</sup>		
3	D	Feedback resistor	Low Frequency, Low-Power Mode <sup>4, 4</sup>	R <sub>F</sub>	_	—	_	MΩ
			Low Frequency, High-Gain Mode		_	10	—	MΩ
			High Frequency, Low- Power Mode		_	1	—	MΩ
			High Frequency, High-Gain Mode		_	1	—	ΜΩ
4	D	Series resistor -	Low-Power Mode <sup>4</sup>	R <sub>S</sub>		—		kΩ
		Low Frequency	High-Gain Mode			200		kΩ
5	D	Series resistor - High Frequency	Low-Power Mode <sup>4</sup>	R <sub>S</sub>	_	—	—	kΩ
	D	Series resistor -	4 MHz		_	0	_	kΩ
	D	High Frequency,	8 MHz		—	0	—	kΩ
	D	High-Gain Mode	16 MHz		_	0	_	kΩ
6	С	Crystal start-up	Low range, low power	t <sub>CSTL</sub>	_	1000	_	ms
	С	time Low range = 39.0625 kHz	Low range, high power			800		ms
	С	crystal; High	High range, low power	t <sub>CSTH</sub>		3		ms
	С	range = 20 MHz crystal <sup>5, 5</sup> , <sup>6</sup>	High range, high power		_	1.5	—	ms
7	Т	Internal re	eference start-up time	t <sub>IRST</sub>	_	20	50	μs
8	D	Square wave	FEE or FBE mode <sup>2</sup>	f <sub>extal</sub>	0.03125	—	5	MHz
	D	input clock frequency	FBELP mode		0	—	20	MHz
9	Р	Average inter	nal reference frequency - trimmed	$f_{int_t}$	—	39.0625	—	kHz
10	Р	DCO output f	requency range - trimmed	f <sub>dco_t</sub>	16		20	MHz

Table continues on the next page ...



# Table 9. XOSC and ICS specifications (temperature range = -40 to 125 °C ambient) (continued)

Num	С	C	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
11	Р	Total deviation of DCO output from trimmed	Over full voltage range and temperature range of -40 to 125 °C	$\Delta f_{dco_t}$	_	_	±2.0	
	С	frequency <sup>5</sup>	Over full voltage range and temperature range of -40 to 105 °C				±1.5	%f <sub>dco</sub>
	С		Over fixed voltage and temperature range of 0 to 70 °C				±1.0	
12	С	FLL a	FLL acquisition time <sup>5</sup> , <sup>7</sup>		_	—	2	ms
13	С		Long term jitter of DCO output clock (averaged over 2 ms interval) <sup>8</sup>			0.02	0.2	%f <sub>dco</sub>

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
- 3. See crystal or resonator manufacturer's recommendation.
- Load capacitors (C<sub>1</sub>,C<sub>2</sub>), feedback resistor (R<sub>F</sub>) and series resistor (R<sub>S</sub>) are incorporated internally when RANGE = HGO = 0.
- 5. This parameter is characterized and not tested on each device.
- 6. Proper PC board layout procedures must be followed to achieve specifications.
- 7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, DMX32 bit is changed, DRS bit is changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.




Figure 15. Typical crystal or resonator circuit



rempheral operating requirements and behaviors

## 6.2 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

С	Characteristic	Symbol	Min <sup>1</sup>	Typical <sup>2</sup>	Max <sup>3</sup>	Unit <sup>4</sup>
D	Supply voltage for program/erase -40 °C to 125 °C	V <sub>prog/erase</sub>	2.7	_	5.5	V
D	Supply voltage for read operation	V <sub>Read</sub>	2.7	_	5.5	V
D	NVM Bus frequency	f <sub>NVMBUS</sub>	1	_	25	MHz
D	NVM Operating frequency	f <sub>NVMOP</sub>	0.8	1	1.05	MHz
D	Erase Verify All Blocks	t <sub>VFYALL</sub>	—	—	17338	t <sub>cyc</sub>
D	Erase Verify Flash Block	t <sub>RD1BLK</sub>	—	—	16913	t <sub>cyc</sub>
D	Erase Verify EEPROM Block	t <sub>RD1BLK</sub>	—	_	810	t <sub>cyc</sub>
D	Erase Verify Flash Section	t <sub>RD1SEC</sub>	—	—	484	t <sub>cyc</sub>
D	Erase Verify EEPROM Section	t <sub>DRD1SEC</sub>	—	_	555	t <sub>cyc</sub>
D	Read Once	t <sub>RDONCE</sub>	—	—	450	t <sub>cyc</sub>
D	Program Flash (2 word)	t <sub>PGM2</sub>	0.12	0.12	0.29	ms
D	Program Flash (4 word)	t <sub>PGM4</sub>	0.20	0.21	0.46	ms
D	Program Once	t <sub>PGMONCE</sub>	0.20	0.21	0.21	ms
D	Program EEPROM (1 Byte)	t <sub>DPGM1</sub>	0.10	0.10	0.27	ms
D	Program EEPROM (2 Byte)	t <sub>DPGM2</sub>	0.17	0.18	0.43	ms
D	Program EEPROM (3 Byte)	t <sub>DPGM3</sub>	0.25	0.26	0.60	ms
D	Program EEPROM (4 Byte)	t <sub>DPGM4</sub>	0.32	0.33	0.77	ms
D	Erase All Blocks	t <sub>ERSALL</sub>	96.01	100.78	101.49	ms
D	Erase Flash Block	t <sub>ERSBLK</sub>	95.98	100.75	101.44	ms
D	Erase Flash Sector	t <sub>ERSPG</sub>	19.10	20.05	20.08	ms
D	Erase EEPROM Sector	t <sub>DERSPG</sub>	4.81	5.05	20.57	ms
D	Unsecure Flash	t <sub>UNSECU</sub>	96.01	100.78	101.48	ms
D	Verify Backdoor Access Key	tVFYKEY	—	—	464	t <sub>cyc</sub>
D	Set User Margin Level	t <sub>MLOADU</sub>	_	_	407	t <sub>cyc</sub>
С	FLASH Program/erase endurance $T_L$ to $T_H$ = -40 °C to 125 °C	N <sub>FLPE</sub>	10 k	100 k		Cycles
С	EEPROM Program/erase endurance TL to TH = -40 °C to 125 °C	N <sub>FLPE</sub>	50 k	500 k	_	Cycles
С	Data retention at an average junction temperature of T <sub>Javg</sub> = 85°C after up to 10,000 program/erase cycles	t <sub>D_ret</sub>	15	100		years

Table 10. Flash characteristics

1. Minimum times are based on maximum  $f_{\text{NVMOP}}$  and maximum  $f_{\text{NVMBUS}}$ 

- 2. Typical times are based on typical  $f_{NVMOP}$  and maximum  $f_{NVMBUS}$
- 3. Maximum times are based on typical  $f_{\text{NVMOP}}$  and typical  $f_{\text{NVMBUS}}$  plus aging
- 4.  $t_{cyc} = 1 / f_{NVMBUS}$






Figure 16. ADC input impedance equivalency diagram

Table 12.	12-bit ADC Characteristics (V <sub>REFH</sub> = V <sub>DDA</sub> , V <sub>REFL</sub> = V <sub>3</sub>	ssa)
-----------	---	------

Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Мах	Unit
Supply current		Т	I <sub>DDA</sub>	_	133	—	μA
ADLPC = 1							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I <sub>DDA</sub>	—	218	—	μA
ADLPC = 1							
ADLSMP = 0							
ADCO = 1							
Supply current		Т	I <sub>DDA</sub>	—	327	—	μA
ADLPC = 0							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I <sub>DDAD</sub>	_	582	990	μA
ADLPC = 0							
ADLSMP = 0							
ADCO = 1							
Supply current	Stop, reset, module off	Т	I <sub>DDA</sub>	_	0.011	1	μΑ

Table continues on the next page...



Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Мах	Unit
ADC asynchronous clock source	High speed (ADLPC = 0)	Р	f <sub>ADACK</sub>	2	3.3	5	MHz
	Low power (ADLPC = 1)			1.25	2	3.3	
Conversion time (including sample	Short sample (ADLSMP = 0)	Т	t <sub>ADC</sub>	—	20	-	ADCK cycles
time)	Long sample (ADLSMP = 1)		_	40	_		
Sample time	Short sample (ADLSMP = 0)	Т	t <sub>ADS</sub>	—	3.5		ADCK cycles
	Long sample (ADLSMP = 1)		-	—	23.5	_	-
Total unadjusted	12-bit mode	Т	E <sub>TUE</sub>		±5.0	-	LSB <sup>3, 3</sup>
Error <sup>2, 2</sup>	10-bit mode	Р		_	±1.5	±2.0	
	8-bit mode	Р			±0.7	±1.0	
Differential Non-	12-bit mode	Т	DNL		±1.0	-	LSB <sup>3</sup>
Linearity	10-bit mode <sup>4, 4</sup>	Р	-	_	±0.25	±0.5	
	8-bit mode <sup>4</sup>	Р			±0.15	±0.25	
Integral Non-Linearity	12-bit mode	Т	INL		±1.0	_	LSB <sup>3</sup>
	10-bit mode	Т		_	±0.3	±0.5	
	8-bit mode	Т			±0.15	±0.25	
Zero-scale error <sup>5, 5</sup>	12-bit mode	С	E <sub>ZS</sub>		±2.0	_	LSB <sup>3</sup>
	10-bit mode	Р			±0.25	±1.0	1
	8-bit mode	Р			±0.65	±1.0	
Full-scale error <sup>6</sup>	12-bit mode	Т	E <sub>FS</sub>	_	±2.5	_	LSB <sup>3</sup>
	10-bit mode	Т			±0.5	±1.0	
	8-bit mode	Т			±0.5	±1.0	
Quantization error	≤12 bit modes	D	EQ		_	±0.5	LSB <sup>3</sup>
Input leakage error <sup>7</sup>	all modes	D	E <sub>IL</sub>		I <sub>In</sub> * R <sub>AS</sub>		mV
Temp sensor slope	-40°C– 25°C	D	m		3.266	—	mV/°C
	25°C– 125°C				3.638	_	
Temp sensor voltage	25°C	D	V <sub>TEMP25</sub>		1.396		V

### Table 12. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ , $V_{REFL} = V_{SSA}$ ) (continued)

 Typical values assume V<sub>DDA</sub> = 5.0 V, Temp = 25°C, f<sub>ADCK</sub>=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

- 2. Includes quantization.
- 3. 1 LSB =  $(\dot{V}_{REFH} V_{REFL})/2^N$
- 4. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
- 5.  $V_{ADIN} = V_{SSA}$
- 6.  $V_{ADIN} = V_{DDA}$
- 7. I<sub>In</sub> = leakage current (refer to DC characteristics)

rempheral operating requirements and behaviors

#### 6.3.2 Analog comparator (ACMP) electricals Table 13. Comparator electrical specifications

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	V <sub>DDA</sub>	2.7	—	5.5	V
Т	Supply current (Operation mode)	I <sub>DDA</sub>	—	10	20	μA
D	Analog input voltage	V <sub>AIN</sub>	V <sub>SS</sub> - 0.3	—	V <sub>DDA</sub>	V
Р	Analog input offset voltage	V <sub>AIO</sub>		_	40	mV
С	Analog comparator hysteresis (HYST=0)	V <sub>H</sub>	—	15	20	mV
С	Analog comparator hysteresis (HYST=1)	V <sub>H</sub>	—	20	30	mV
Т	Supply current (Off mode)	IDDAOFF	—	60	_	nA
С	Propagation Delay	t <sub>D</sub>		0.4	1	μs

### 6.4 Communication interfaces

### 6.4.1 SPI switching specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$ , unless noted, and 100 pF load on all SPI pins. All timing assumes slew rate control is disabled and high drive strength is enabled for SPI output pins.

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f <sub>op</sub>	Frequency of operation	f <sub>Bus</sub> /2048	f <sub>Bus</sub> /2	Hz	f <sub>Bus</sub> is the bus clock
2	t <sub>SPSCK</sub>	SPSCK period	2 x t <sub>Bus</sub>	2048 x t <sub>Bus</sub>	ns	$t_{Bus} = 1/f_{Bus}$
3	t <sub>Lead</sub>	Enable lead time	1/2		t <sub>SPSCK</sub>	—
4	t <sub>Lag</sub>	Enable lag time	1/2	_	t <sub>SPSCK</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>Bus</sub> - 30	1024 x t <sub>Bus</sub>	ns	—
6	t <sub>SU</sub>	Data setup time (inputs)	15	_	ns	—
7	t <sub>HI</sub>	Data hold time (inputs)	0	_	ns	_
8	t <sub>v</sub>	Data valid (after SPSCK edge)	_	25	ns	—
9	t <sub>HO</sub>	Data hold time (outputs)	0	—	ns	—

Table 14. SPI master mode timing


Table continues on the next page...



#### rempheral operating requirements and behaviors

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f <sub>op</sub>	Frequency of operation	0	f <sub>Bus</sub> /4	Hz	f <sub>Bus</sub> is the bus clock as defined in .
2	t <sub>SPSCK</sub>	SPSCK period	4 x t <sub>Bus</sub>	—	ns	$t_{Bus} = 1/f_{Bus}$
3	t <sub>Lead</sub>	Enable lead time	1	—	t <sub>Bus</sub>	—
4	t <sub>Lag</sub>	Enable lag time	1	—	t <sub>Bus</sub>	—
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	ime t <sub>Bus</sub> - 30 — ns		_	
6	t <sub>SU</sub>	Data setup time (inputs)	15	—	ns	—
7	t <sub>HI</sub>	Data hold time (inputs)	25	—	ns	—
8	t <sub>a</sub>	Slave access time	—	t <sub>Bus</sub>	ns	Time to data active from high-impedance state
9	t <sub>dis</sub>	Slave MISO disable time	—	t <sub>Bus</sub>	ns	Hold time to high- impedance state
10	t <sub>v</sub>	Data valid (after SPSCK edge)		25	ns	—
11	t <sub>HO</sub>	Data hold time (outputs)	0	—	ns	—
12	t <sub>RI</sub>	Rise time input		t <sub>Bus</sub> - 25	ns	—
	t <sub>FI</sub>	Fall time input				
13	t <sub>RO</sub>	Rise time output	_	25 ns —		-
	t <sub>FO</sub>	Fall time output				


#### Table 15. SPI slave mode timing



NOTE: Not defined







NOTE: Not defined



### 6.5 Human-machine interfaces (HMI)

#### 6.5.1 TSI electrical specifications

#### Table 16. TSI electrical specifications

Symbol	Description	Min.	Туре	Max	Unit
TSI_RUNF	Fixed power consumption in run mode	—	100		μA
TSI_RUNV	Variable power consumption in run mode (depends on oscillator's current selection)	1.0	_	128	μΑ
TSI_EN	Power consumption in enable mode	—	100		μA
TSI_DIS	Power consumption in disable mode	—	1.2		μA
TSI_TEN	TSI analog enable time	—	66		μs
TSI_CREF	TSI_CREF TSI reference capacitor		1.0		pF
TSI_DVOLT	TSI_DVOLT Voltage variation of VP & VM around nominal values		—	10	%

# 7 Dimensions

## 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.



	Pin Number		Lowest Priority <> Highest				
64-LQFP	48-LQFP	32-LQFP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
58	—	—	PTG0	—	—	_	—
59	43	_	PTE1 <sup>1</sup>	—	MOSI0	_	—
60	44	—	PTE0 <sup>1</sup>	—	SPSCK0	TCLK1	_
61	45	29	PTC5	—	FTM1CH1	_	
62	46	30	PTC4	—	FTM1CH0	RTCO	
63	47	31	_	—	—		RESET
64	48	32				BKGD	MS

 Table 17. Pin availability by package pin-count (continued)


1. This is a high current drive pin when operated as output.


2. This is a true open-drain pin when operated as output.

#### Note

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. The table above illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.







# 9 Revision history

The following table provides a revision history for this document.

Table	18.	Revision	history
-------	-----	----------	---------

Rev. No.	Date	Substantial Changes
1	01/2014	Initial Release



#### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

 $\label{eq:FreescaleTM} Freescale TM and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.$ 

© 2014 Freescale Semiconductor, Inc.



Document Number: S9S08RN60 Rev. 1, 01/2014