

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	508
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	39
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s9s08rn48w1mlf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- Input/Output
 - Up to 55 GPIOs including one output-only pin
 - Two 8-bit keyboard interrupt modules (KBI)
 - Two true open-drain output pins
 - Eight, ultra-high current sink pins supporting 20 mA source/sink current
- Package options
 - 64-pin LQFP
 - 48-pin LQFP
 - 32-pin LQFP



Table of Contents

1	Orde	ering pa	rts4	
	1.1	Determ	ining valid orderable parts4	
2	Part	identific	cation4	
	2.1	Descrip	otion4	
	2.2	Format		
	2.3	Fields.	4	
	2.4	Examp	le5	
3	Para	ameter (Classification5	
4	Rati	ngs	5	
	4.1	Therma	al handling ratings5	
	4.2	Moistu	re handling ratings6	
	4.3	ESD ha	andling ratings6	
	4.4	Voltage	e and current operating ratings6	
5	Gen	eral	7	
	5.1	Nonsw	itching electrical specifications7	
		5.1.1	DC characteristics7	
		5.1.2	Supply current characteristics14	
		5.1.3	EMC performance15	,
	5.2	Switchi	ng specifications16	,
		5.2.1	Control timing	,

		5.2.2	Debug trace timing specifications17
		5.2.3	FTM module timing17
	5.3	Therma	al specifications18
		5.3.1	Thermal characteristics
6	Peri	pheral c	perating requirements and behaviors19
	6.1	Externa	al oscillator (XOSC) and ICS characteristics20
	6.2	NVM s	pecifications21
	6.3	Analog	
		6.3.1	ADC characteristics23
		6.3.2	Analog comparator (ACMP) electricals25
	6.4	Comm	unication interfaces26
		6.4.1	SPI switching specifications26
	6.5	Human	-machine interfaces (HMI)29
		6.5.1	TSI electrical specifications29
7	Dim	ensions	
	7.1	Obtaini	ng package dimensions29
8	Pinc	out	
	8.1	Signal	multiplexing and pin assignments30
	8.2	Device	pin assignment33
9	Rev	ision his	tory35



Parameter Classification

Field	Description	Values
CC	Package designator	 LH = 64-pin LQFP LF = 48-pin LQFP LC = 32-pin LQFP

2.4 Example

This is an example part number:

S9S08RN60W1MLH

3 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 1.	Parameter	Classifications
----------	-----------	-----------------

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

4 Ratings

4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	-55	150	°C	1
T _{SDR}	Solder temperature, lead-free	_	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.



2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

4.2 Moisture handling ratings

Symbol	Symbol Description		Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	—	1

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model	-6000	+6000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I _{LAT}	Latch-up current at ambient temperature of 125°C	-100	+100	mA	

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

4.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in below table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pullup resistor associated with the pin is enabled.

Symbol	Description	Min.	Max.	Unit
V _{DD}	Supply voltage	-0.3	5.8	V
I _{DD}	Maximum current into V _{DD}		120	mA

Table continues on the next page...



Symbol	Description	Min.	Max.	Unit
V _{DIO}	Digital input voltage (except RESET, EXTAL, XTAL, or true open drain pin PTA2 and PTA3)	-0.3	V _{DD} + 0.3	V
	Digital input voltage (true open drain pin PTA2 and PTA3)	-0.3	6	V
V _{AIO}	Analog ¹ , RESET, EXTAL, and XTAL input voltage	-0.3	V _{DD} + 0.3	V
Ι _D	Instantaneous maximum current single pin limit (applies to all port pins)		25	mA
V _{DDA}	Analog supply voltage	V _{DD} – 0.3	V _{DD} + 0.3	V

1. All digital I/O pins, except open-drain pin PTA2 and PTA3, are internally clamped to V_{SS} and V_{DD}. PTA2 and PTA3 is only clamped to V_{SS}.

5 General

5.1 Nonswitching electrical specifications

5.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Symbol	С		Descriptions		Min	Typical ¹	Мах	Unit
—	—	Ope	rating voltage	—	2.7	—	5.5	V
V _{OH}	С	Output high voltage	All I/O pins, standard- drive strength	5 V, I _{load} = -5 mA	V _{DD} - 0.8		_	V
	С			3 V, I _{load} = -2.5 mA	V _{DD} - 0.8		_	V
	С		High current drive pins, high-drive	5 V, I _{load} = -20 mA	V _{DD} - 0.8		_	V
	С		strength ^{2, 2}	3 V, I _{load} = -10 mA	V _{DD} - 0.8		_	V
I _{OHT}	D	Output high	Max total I _{OH} for all	5 V	_	_	-100	mA
		current	ports	3 V		—	-50	
V _{OL}	С	Output low voltage	All I/O pins, standard- drive strength	5 V, I _{load} = 5 mA	—		0.8	V
	С			3 V, I _{load} = 2.5 mA			0.8	V
	С		High current drive pins, high-drive	5 V, I _{load} =20 mA	—		0.8	V
	С		strength ²	3 V, I _{load} = 10 mA	—	_	0.8	V

Table 2. DC characteristics

Table continues on the next page ...



Symbol	С	Description	Min	Тур	Max	Unit
V _{LVDH}	С	Falling low-voltage det threshold - high range (L = 1) ³		4.3	4.4	V
V _{LVW1H}	С	Falling low- voltage (LVWV =		4.4	4.5	V
V _{LVW2H}	С	warning threshold - high range		4.5	4.6	V
V _{LVW3H}	С	Level 3 fa (LVWV =	<u> </u>	4.6	4.7	V
V _{LVW4H}	С	Level 4 fa (LVWV =	<u> </u>	4.7	4.8	V
V _{HYSH}	С	High range low-voltage detect/warning hystere		100		mV
V _{LVDL}	С	Falling low-voltage det threshold - low range (LV 0)		2.61	2.66	V
V _{LVDW1L}	С	Falling low- voltage (LVWV =	<u> </u>	2.7	2.78	V
V _{LVDW2L}	С	warning threshold - low range		2.8	2.88	V
V _{LVDW3L}	С	Level 3 fa (LVWV =		2.9	2.98	V
V _{LVDW4L}	С	Level 4 fa (LVWV =		3.0	3.08	V
V _{HYSDL}	С	Low range low-voltage d hysteresis	etect —	40		mV
V _{HYSWL}	С	Low range low-voltag warning hysteresis	je —	80	_	mV
V _{BG}	Р	Buffered bandgap outp	ut ⁴ 1.14	1.16	1.18	V

Table 3.	LVD and POF	Specification	(continued)
----------	-------------	---------------	-------------

1. Maximum is highest voltage that POR is guaranteed.

2. POR ramp time must be longer than 20us/V to get a stable startup.

3. Rising thresholds are falling threshold + hysteresis.

4. Voltage factory trimmed at V_{DD} = 5.0 V, Temp = 125 °C

nonswitching electrical specifications




Figure 5. Typical I_{OL} Vs. V_{OL} (standard drive strength) (V_{DD} = 5 V)




Figure 6. Typical I_{OL} Vs. V_{OL} (standard drive strength) (V_{DD} = 3 V)






Figure 7. Typical I_{OL} Vs. V_{OL} (high drive strength) (V_{DD} = 5 V)




Figure 8. Typical I_{OL} Vs. V_{OL} (high drive strength) (V_{DD} = 3 V)



5.2 Switching specifications

5.2.1 Control timing

Table 5. Control timing

Num	С	Rating	I	Symbol	Min	Typical ¹	Мах	Unit	
1	Р	Bus frequency (t _{cyc} = 1/f _{Bus}))	f _{Bus}	DC	_	20	MHz	
2	Р	Internal low power oscillator	r frequency	f _{LPO}	0.67	1.0	1.25	KHz	
3	D	External reset pulse width ^{2,}	2	t _{extrst}	1.5 ×	_	_	ns	
4	D	Reset low drive	t _{rstdrv}	t _{Self_reset} 34 × t _{cyc}			ns		
5	D	BKGD/MS setup time after debug force reset to enter u	t _{MSSU}	500			ns		
6	D	BKGD/MS hold time after is debug force reset to enter u		t _{MSH}	100			ns	
7	D	Keyboard interrupt pulse width	Asynchronous path ²	t _{ILIH}	100	_	_	ns	
	D		Synchronous path	t _{IHIL}	1.5 × t _{cyc}	_	—	ns	
8	С	Port rise and fall time -	—	t _{Rise}	—	10.2	_	ns	
	С	Normal drive strength (HDRVE_PTXx = 0) (load = 50 pF) ^{4, 4}	(HDRVE_PTXx = 0) (load		t _{Fall}	—	9.5		ns
	С	Port rise and fall time -	—	t _{Rise}	—	5.4	_	ns	
	С	Extreme high drive strength (HDRVE_PTXx = 1) (load = 50 pF) ⁴		t _{Fall}	—	4.6	—	ns	

1. Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.

- 2. This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
- 3. To enter BDM mode following a POR, BKGD/MS must be held low during the powerup and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD}.
- 4. Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range -40 °C to 125 °C.




Figure 10. KBIPx timing



No.	С	Function	Symbol	Min	Max	Unit
2	D	External clock period	t _{TCLK}	4	_	t _{cyc}
3	D	External clock high time	t _{clkh}	1.5		t _{cyc}
4	D	External clock low time	t _{ciki}	1.5	_	t _{cyc}
5	D	Input capture pulse width	t _{ICPW}	1.5		t _{cyc}

 Table 7. FTM input timing (continued)




Figure 13. Timer external clock




Figure 14. Timer input capture pulse

5.3 Thermal specifications

5.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.



Rating	Symbol	Value	Unit				
Operating temperature range (packaged)	T _A	T _L to T _H -40 to 125	°C				
Junction temperature range	TJ	-40 to 135	°C				
Thermal resistance single-layer board							
64-pin LQFP	θ _{JA}	71	°C/W				
48-pin LQFP	θ _{JA}	81	°C/W				
32-pin LQFP	θ_{JA}	86	°C/W				
	Thermal resistance	e four-layer board	•				
64-pin LQFP	θ _{JA}	53	°C/W				
48-pin LQFP	θ _{JA}	57	°C/W				
32-pin LQFP	θ _{JA}	57	°C/W				

Table 8. Thermal characteristics

The average chip-junction temperature (T_J) in °C can be obtained from:

 $T_{J} = T_{A} + (P_{D} \times \theta_{JA})$

Where:

 T_A = Ambient temperature, °C

 θ_{JA} = Package thermal resistance, junction-to-ambient, °C/W

 $P_D = P_{int} + P_{I/O}$

 $P_{int} = I_{DD} \times V_{DD}$, Watts - chip internal power

 $P_{I/O}$ = Power dissipation on input and output pins - user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

 $P_{\rm D} = K \div (T_{\rm J} + 273 \ ^{\circ}{\rm C})$

Solving the equations above for K gives:

 $\mathbf{K} = \mathbf{P}_{\mathrm{D}} \times (\mathbf{T}_{\mathrm{A}} + 273 \ ^{\circ}\mathrm{C}) + \mathbf{\theta}_{\mathrm{JA}} \times (\mathbf{P}_{\mathrm{D}})^2$

where K is a constant pertaining to the particular part. K can be determined by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving the above equations iteratively for any value of T_A .

6 Peripheral operating requirements and behaviors



6.1 External oscillator (XOSC) and ICS characteristics

Table 9. XOSC and ICS specifications (temperature range = -40 to 125 °C ambient)

Num	С	C	haracteristic	Symbol	Min	Typical ¹	Мах	Unit
1	С	Oscillator	Low range (RANGE = 0)	f _{lo}	32	—	40	kHz
	С	crystal or resonator	High range (RANGE = 1) FEE or FBE mode ^{2, 2}	f _{hi}	4	—	20	MHz
	C C		High range (RANGE = 1), high gain (HGO = 1), FBELP mode	f _{hi}	4	_	20	MHz
		High range (RANGE = 1), low power (HGO = 0), FBELP mode	f _{hi}	4	_	20	MHz	
2	D	Lo	bad capacitors	C1, C2		See Note ³		
3	D	Feedback resistor	Low Frequency, Low-Power Mode ^{4, 4}	R _F	_	—	_	MΩ
			Low Frequency, High-Gain Mode		_	10	—	MΩ
			High Frequency, Low- Power Mode		—	1	—	MΩ
		High Frequency, High-Gain Mode		_	1	—	MΩ	
4	D	Series resistor -	Low-Power Mode ⁴	R _S	—	—	_	kΩ
		Low Frequency	High-Gain Mode		_	200	_	kΩ
5	D	Series resistor - High Frequency	Low-Power Mode ⁴	R _S	_	—	—	kΩ
	D	Series resistor -	4 MHz		_	0	_	kΩ
	D	High Frequency,	8 MHz		_	0	_	kΩ
	D	High-Gain Mode	16 MHz		_	0	_	kΩ
6	С	Crystal start-up	Low range, low power	t _{CSTL}		1000	_	ms
	С	time Low range = 39.0625 kHz	Low range, high power			800	_	ms
	С	crystal; High	High range, low power	t _{CSTH}		3	_	ms
	С	range = 20 MHz crystal ^{5, 5} , ⁶	High range, high power			1.5	_	ms
7	Т	Internal re	eference start-up time	t _{IRST}	_	20	50	μs
8	D	Square wave	FEE or FBE mode ²	f _{extal}	0.03125	—	5	MHz
	D	input clock frequency	FBELP mode		0	—	20	MHz
9	Р	Average inter	nal reference frequency - trimmed	f _{int_t}	_	39.0625		kHz
10	Р	DCO output f	requency range - trimmed	f _{dco_t}	16		20	MHz

Table continues on the next page ...



Table 9. XOSC and ICS specifications (temperature range = -40 to 125 °C ambient) (continued)

Num	С	c	Characteristic	Symbol	Min	Typical ¹	Max	Unit
11	Р	Total deviation of DCO output from trimmed frequency ⁵	Over full voltage range and temperature range of -40 to 125 °C	Δf_{dco_t}	_	_	±2.0	
	С		Over full voltage range and temperature range of -40 to 105 °C				±1.5	%f _{dco}
	С		Over fixed voltage and temperature range of 0 to 70 °C				±1.0	
12	С	FLL acquisition time ⁵ , ⁷		t _{Acquire}	_	—	2	ms
13	С	Long term jitter of DCO output clock (averaged over 2 ms interval) ⁸		C _{Jitter}		0.02	0.2	%f _{dco}

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
- 3. See crystal or resonator manufacturer's recommendation.
- Load capacitors (C₁,C₂), feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE = HGO = 0.
- 5. This parameter is characterized and not tested on each device.
- 6. Proper PC board layout procedures must be followed to achieve specifications.
- 7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, DMX32 bit is changed, DRS bit is changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.




Figure 15. Typical crystal or resonator circuit



rempheral operating requirements and behaviors

6.2 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

С	Characteristic	Symbol	Min ¹	Typical ²	Max ³	Unit ⁴
D	Supply voltage for program/erase -40 °C to 125 °C	V _{prog/erase}	2.7	_	5.5	V
D	Supply voltage for read operation	V _{Read}	2.7	_	5.5	V
D	NVM Bus frequency	f _{NVMBUS}	1	_	25	MHz
D	NVM Operating frequency	f _{NVMOP}	0.8	1	1.05	MHz
D	Erase Verify All Blocks	t _{VFYALL}	—	_	17338	t _{cyc}
D	Erase Verify Flash Block	t _{RD1BLK}	—	—	16913	t _{cyc}
D	Erase Verify EEPROM Block	t _{RD1BLK}	—	_	810	t _{cyc}
D	Erase Verify Flash Section	t _{RD1SEC}	—	—	484	t _{cyc}
D	Erase Verify EEPROM Section	t _{DRD1SEC}	—	_	555	t _{cyc}
D	Read Once	t _{RDONCE}	—	—	450	t _{cyc}
D	Program Flash (2 word)	t _{PGM2}	0.12	0.12	0.29	ms
D	Program Flash (4 word)	t _{PGM4}	0.20	0.21	0.46	ms
D	Program Once	t _{PGMONCE}	0.20	0.21	0.21	ms
D	Program EEPROM (1 Byte)	t _{DPGM1}	0.10	0.10	0.27	ms
D	Program EEPROM (2 Byte)	t _{DPGM2}	0.17	0.18	0.43	ms
D	Program EEPROM (3 Byte)	t _{DPGM3}	0.25	0.26	0.60	ms
D	Program EEPROM (4 Byte)	t _{DPGM4}	0.32	0.33	0.77	ms
D	Erase All Blocks	t _{ERSALL}	96.01	100.78	101.49	ms
D	Erase Flash Block	t _{ERSBLK}	95.98	100.75	101.44	ms
D	Erase Flash Sector	t _{ERSPG}	19.10	20.05	20.08	ms
D	Erase EEPROM Sector	t _{DERSPG}	4.81	5.05	20.57	ms
D	Unsecure Flash	t _{UNSECU}	96.01	100.78	101.48	ms
D	Verify Backdoor Access Key	tVFYKEY	—	—	464	t _{cyc}
D	Set User Margin Level	t _{MLOADU}	_	_	407	t _{cyc}
С	FLASH Program/erase endurance T_L to T_H = -40 °C to 125 °C	N _{FLPE}	10 k	100 k		Cycles
С	EEPROM Program/erase endurance TL to TH = -40 °C to 125 °C	N _{FLPE}	50 k	500 k	_	Cycles
С	Data retention at an average junction temperature of T _{Javg} = 85°C after up to 10,000 program/erase cycles	t _{D_ret}	15	100		years

Table 10. Flash characteristics

1. Minimum times are based on maximum f_{NVMOP} and maximum f_{NVMBUS}

- 2. Typical times are based on typical f_{NVMOP} and maximum f_{NVMBUS}
- 3. Maximum times are based on typical f_{NVMOP} and typical f_{NVMBUS} plus aging
- 4. $t_{cyc} = 1 / f_{NVMBUS}$

rempheral operating requirements and behaviors

6.3.2 Analog comparator (ACMP) electricals Table 13. Comparator electrical specifications

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	V _{DDA}	2.7	—	5.5	V
Т	Supply current (Operation mode)	I _{DDA}	—	10	20	μA
D	Analog input voltage	V _{AIN}	V _{SS} - 0.3	—	V _{DDA}	V
Р	Analog input offset voltage	V _{AIO}		_	40	mV
С	Analog comparator hysteresis (HYST=0)	V _H	—	15	20	mV
С	Analog comparator hysteresis (HYST=1)	V _H	—	20	30	mV
Т	Supply current (Off mode)	IDDAOFF	—	60	_	nA
С	Propagation Delay	t _D		0.4	1	μs

6.4 Communication interfaces

6.4.1 SPI switching specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20% V_{DD} and 70% V_{DD} , unless noted, and 100 pF load on all SPI pins. All timing assumes slew rate control is disabled and high drive strength is enabled for SPI output pins.

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f _{op}	Frequency of operation	f _{Bus} /2048	f _{Bus} /2	Hz	f _{Bus} is the bus clock
2	t _{SPSCK}	SPSCK period	2 x t _{Bus}	2048 x t _{Bus}	ns	$t_{Bus} = 1/f_{Bus}$
3	t _{Lead}	Enable lead time	1/2		t _{SPSCK}	—
4	t _{Lag}	Enable lag time	1/2	_	t _{SPSCK}	_
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{Bus} - 30	1024 x t _{Bus}	ns	—
6	t _{SU}	Data setup time (inputs)	15	_	ns	—
7	t _{HI}	Data hold time (inputs)	0	_	ns	_
8	t _v	Data valid (after SPSCK edge)	_	25	ns	—
9	t _{HO}	Data hold time (outputs)	0	—	ns	—

Table 14. SPI master mode timing


Table continues on the next page...



Peripheral operating requirements and behaviors

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
10	t _{RI}	Rise time input	_	t _{Bus} - 25	ns	—
	t _{FI}	Fall time input				
11	t _{RO}	Rise time output	_	25	ns	—
	t _{FO}	Fall time output				

Table 14. SPI master mode timing (continued)



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.




Figure 17. SPI master mode timing (CPHA=0)

1.If configured as output

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.


Figure 18. SPI master mode timing (CPHA=1)



rempheral operating requirements and behaviors

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f _{op}	Frequency of operation	0	f _{Bus} /4	Hz	f _{Bus} is the bus clock as defined in .
2	t _{SPSCK}	SPSCK period	4 x t _{Bus}	—	ns	$t_{Bus} = 1/f_{Bus}$
3	t _{Lead}	Enable lead time	1	—	t _{Bus}	—
4	t _{Lag}	Enable lag time	1	—	t _{Bus}	—
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{Bus} - 30	—	ns	_
6	t _{SU}	Data setup time (inputs)	15	—	ns	—
7	t _{HI}	Data hold time (inputs)	25	—	ns	—
8	t _a	Slave access time	—	t _{Bus}	ns	Time to data active from high-impedance state
9	t _{dis}	Slave MISO disable time	—	t _{Bus}	ns	Hold time to high- impedance state
10	t _v	Data valid (after SPSCK edge)	—	25	ns	—
11	t _{HO}	Data hold time (outputs)	0	—	ns	—
12	t _{RI}	Rise time input	—	t _{Bus} - 25	ns	-
	t _{FI}	Fall time input				
13	t _{RO}	Rise time output	—	25	ns	-
	t _{FO}	Fall time output				

Table 15. SPI slave mode timing



NOTE: Not defined





To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number		
32-pin LQFP	98ASH70029A		
48-pin LQFP	98ASH00962A		
64-pin LQFP	98ASS23234W		

8 Pinout

8.1 Signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

Pin Number			Lowest Priority <> Highest					
64-LQFP	48-LQFP	32-LQFP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4	
1	1	1	PTD1 ^{1, 1}	KBI1P1	FTM2CH3	MOSI1	_	
2	2	2	PTD0 ¹	KBI1P0	FTM2CH2	SPSCK1	_	
3	_	—	PTH7		—			
4		_	PTH6		—	_	_	
5	3	—	PTE7		TCLK2			
6	4	_	PTH2		BUSOUT			
7	5	3	_		—		V _{DD}	
8	6	4	_		—	V _{DDA}	V _{REFH}	
9	7	5			_	V _{SSA}	V _{REFL}	
10	8	6	_		—		V _{SS}	
11	9	7	PTB7		SCL		EXTAL	
12	10	8	PTB6		SDA		XTAL	
13	11	—	_		—		V _{SS}	
14	_	_	PTH1 ¹		FTM2CH1			
15		_	PTH0 ¹		FTM2CH0		_	
16	12	—	PTE6					
17	13	_	PTE5					
18	14	9	PTB5 ¹	FTM2CH5	SSO	_		
19	15	10	PTB4 ¹	FTM2CH4	MISO0		_	

Table 17. Pin availability by package pin-count

Table continues on the next page...



8.2 Device pin assignment




Figure 21. S9S08RN60 64-pin LQFP package



How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

 $\label{eq:FreescaleTM} Freescale TM and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.$

© 2014 Freescale Semiconductor, Inc.



Document Number: S9S08RN60 Rev. 1, 01/2014