



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	-
Core Size	-
Speed	-
Connectivity	-
Peripherals	-
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	-
Operating Temperature	-
Mounting Type	-
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s9s08rn48w1mlh

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- Input/Output
  - Up to 55 GPIOs including one output-only pin
  - Two 8-bit keyboard interrupt modules (KBI)
  - Two true open-drain output pins
  - Eight, ultra-high current sink pins supporting 20 mA source/sink current
- Package options
  - 64-pin LQFP
  - 48-pin LQFP
  - 32-pin LQFP



# 1 Ordering parts

## 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to www.freescale.com and perform a part number search for the following device numbers: RN60, RN48 and RN32.

### 2 Part identification

## 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

### 2.2 Format

Part numbers for this device have the following format:

S 9 S08 RN AA F1 B CC

### 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
s	Qualification status	S = fully qualified, general market flow
9	Memory	9 = flash based
S08	Core	• S08 = 8-bit CPU
RN	Device family	• RN
AA	Approximate flash size in KB	<ul> <li>60 = 60 KB</li> <li>48 = 48 KB</li> <li>32 = 32 KB</li> </ul>
F1	Fab and mask set identifier	• W1
В	Temperature range (°C)	• M = -40 to 125



Symbol	Description	Min.	Max.	Unit
$V_{DIO}$	Digital input voltage (except RESET, EXTAL, XTAL, or true open drain pin PTA2 and PTA3)	-0.3	V <sub>DD</sub> + 0.3	V
	Digital input voltage (true open drain pin PTA2 and PTA3)	-0.3	6	V
$V_{AIO}$	Analog <sup>1</sup> , RESET, EXTAL, and XTAL input voltage	-0.3	V <sub>DD</sub> + 0.3	V
I <sub>D</sub>	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V

<sup>1.</sup> All digital I/O pins, except open-drain pin PTA2 and PTA3, are internally clamped to  $V_{SS}$  and  $V_{DD}$ . PTA2 and PTA3 is only clamped to  $V_{SS}$ .

### 5 General

# 5.1 Nonswitching electrical specifications

### 5.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

**Symbol** C **Descriptions** Min Typical<sup>1</sup> Max Unit Operating voltage 2.7 5.5 V  $V_{OH}$ С Output high All I/O pins, standard-5 V,  $I_{load} =$  $V_{DD} - 0.8$ ٧ drive strength voltage -5 mA V С 3 V,  $I_{load} =$  $V_{DD} - 0.8$ -2.5 mA 5 V,  $I_{load} =$ С High current drive  $V_{DD} - 0.8$ ٧ pins, high-drive -20 mA strength<sup>2, 2</sup> 3 V,  $I_{load}$  = С V<sub>DD</sub> - 0.8 ٧ -10 mA 5 V I<sub>OHT</sub> D Output high Max total I<sub>OH</sub> for all -100 mΑ current ports 3 V -50  $V_{OL}$ С Output low All I/O pins, standard-5 V,  $I_{load} = 5$ 8.0 ٧ voltage drive strength mΑ ٧ С 3 V,  $I_{load} =$ 8.0 2.5 mA ٧ С High current drive 5 V, I<sub>load</sub> 8.0 pins, high-drive =20 mA strength<sup>2</sup> 3 V,  $I_{load} =$ ٧ С 8.0 10 mA

Table 2. DC characteristics



#### monswitching electrical specifications

### Table 2. DC characteristics (continued)

Symbol	С		Descriptions	·	Min	Typical <sup>1</sup>	Max	Unit
I <sub>OLT</sub>	D	Output low	Max total I <sub>OL</sub> for all	5 V	_	_	100	mA
		current	ports	3 V	_	_	50	1
V <sub>IH</sub>	Р	Input high	All digital inputs	V <sub>DD</sub> >4.5V	$0.70 \times V_{DD}$	_	_	V
	С	voltage		V <sub>DD</sub> >2.7V	$0.75 \times V_{DD}$	_	_	1
V <sub>IL</sub>	Р	Input low	All digital inputs	V <sub>DD</sub> >4.5V	_	_	$0.30 \times V_{DD}$	V
	C voltage			V <sub>DD</sub> >2.7V	_	_	$0.35 \times V_{DD}$	1
$V_{hys}$	С	Input hysteresis	All digital inputs	_	$0.06 \times V_{DD}$	<del></del>	_	mV
II <sub>In</sub> I	Р	Input leakage current	All input only pins (per pin)	$V_{IN} = V_{DD}$ or $V_{SS}$	_	0.1	1	μΑ
ll <sub>OZ</sub> l	Р	Hi-Z (off- state) leakage current	All input/output (per pin)	$V_{IN} = V_{DD}$ or $V_{SS}$	_	0.1	1	μА
I <sub>OZTOT</sub>	С	Total leakage combined for all inputs and Hi-Z pins	All input only and I/O	$V_{IN} = V_{DD}$ or $V_{SS}$	_	_	2	μА
R <sub>PU</sub>	Р	Pullup resistors	All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3)	_	30.0	_	50.0	kΩ
R <sub>PU</sub> <sup>3</sup>	Р	Pullup resistors	PTA2 and PTA3 pin	_	30.0	<del></del>	60.0	kΩ
I <sub>IC</sub>	D	DC injection	Single pin limit	$V_{IN} < V_{SS}$	-0.2	_	2	mA
		current <sup>4, 5, 6</sup>	Total MCU limit, includes sum of all stressed pins	$V_{IN} > V_{DD}$	-5	_	25	
C <sub>In</sub>	С	Input capacitance, all pins		_	_	_	7	pF
V <sub>RAM</sub>	С	RAM retention voltage		_	2.0	_	_	V

- 1. Typical values are measured at 25 °C. Characterized, not tested.
- 2. Only PTB4, PTB5 support ultra high current output.
- 3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- 4. All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to  $V_{SS}$  and  $V_{DD}$ .
- 5. Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.
- 6. Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If the positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is higher than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure that external V<sub>DD</sub> load will shunt current higher than maximum injection current when the MCU is not consuming power, such as no system clock is present, or clock rate is very low (which would reduce overall power consumption).

### Table 3. LVD and POR Specification

Symbol	С	Description	Min	Тур	Max	Unit
V <sub>POR</sub>	D	POR re-arm voltage <sup>1, 2</sup>	1.5	1.75	2.0	V






Figure 1. Typical  $I_{OH}$  Vs.  $V_{DD}$ - $V_{OH}$  (standard drive strength) ( $V_{DD}$  = 5 V)




Figure 2. Typical  $I_{OH}$  Vs.  $V_{DD}$ - $V_{OH}$  (standard drive strength) ( $V_{DD}$  = 3 V)






Figure 5. Typical  $I_{OL}$  Vs.  $V_{OL}$  (standard drive strength) ( $V_{DD} = 5 \text{ V}$ )




Figure 6. Typical  $I_{OL}$  Vs.  $V_{OL}$  (standard drive strength) ( $V_{DD} = 3 \text{ V}$ )



# 5.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

Table 4. Supply current characteristics

Num	С	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp
1	С	Run supply current FEI	RI <sub>DD</sub>	20 MHz	5	12.6	_	mA	-40 to 125 °C
	С	mode, all modules on; run from flash		10 MHz		7.2	_		
		Hom hash		1 MHz		2.4	_		
	С			20 MHz	3	9.6	_		
	С			10 MHz		6.1	_		
				1 MHz		2.1	_		
2	С	Run supply current FEI	RI <sub>DD</sub>	20 MHz	5	10.5	_	mA	-40 to 125 °C
	С	mode, all modules off & gated; run from flash		10 MHz		6.2	_		
		gated, full from flash		1 MHz		2.3	_		
	С			20 MHz	3	7.4	_		
	С			10 MHz		5.0	_		
				1 MHz		2.0	_		
3	Р	Run supply current FBE	$RI_{DD}$	20 MHz	5	12.1	14.8	mA	-40 to 125 °C
	С	mode, all modules on; run from RAM		10 MHz		6.5	_		
		IIOIII I IAWI		1 MHz		1.8	_		
	Р			20 MHz	3	9.1	11.8		
	С			10 MHz		5.5	_		
				1 MHz		1.5	_		
4	Р	Run supply current FBE	RI <sub>DD</sub>	20 MHz	5	9.8	12.3	mA	-40 to 125 °C
	С	mode, all modules off & gated; run from RAM		10 MHz		5.4	_		
		gated, full from that		1 MHz		1.6	_		
	Р			20 MHz	3	6.9	9.2		
	С			10 MHz		4.4	_		
				1 MHz		1.4	_		
5	С	Wait mode current FEI	WI <sub>DD</sub>	20 MHz	5	7.8	_	mA	-40 to 125 °C
	С	mode, all modules on		10 MHz		4.5	_		
				1 MHz		1.3	_		
	С			20 MHz	3	5.1	_		
				10 MHz		3.5	_		
				1 MHz		1.2	_		
6	С	Stop3 mode supply	S3I <sub>DD</sub>	_	5	3.8	_	μΑ	-40 to 125 °C
	С	current no clocks active (except 1 kHz LPO clock) <sup>2, 3</sup>		_	3	3	_		-40 to 125 °C



# 5.2 Switching specifications

## 5.2.1 Control timing

Table 5. Control timing

Num	С	Rating		Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	Р	Bus frequency (t <sub>cyc</sub> = 1/f <sub>Bus</sub> )		f <sub>Bus</sub>	DC	_	20	MHz
2	Р	Internal low power oscillator	frequency	f <sub>LPO</sub>	0.67	1.0	1.25	KHz
3	D	External reset pulse width <sup>2,</sup>	2	t <sub>extrst</sub>	1.5 ×	_	_	ns
				t <sub>Self_reset</sub>				
4	D	Reset low drive		t <sub>rstdrv</sub>	$34 \times t_{cyc}$	_	_	ns
5	D	BKGD/MS setup time after debug force reset to enter u		t <sub>MSSU</sub>	500	_	_	ns
6	D	BKGD/MS hold time after is debug force reset to enter u	t <sub>MSH</sub>	100	_	_	ns	
7	D	Keyboard interrupt pulse width	Asynchronous path <sup>2</sup>	t <sub>ILIH</sub>	100	_	_	ns
	D		Synchronous path	t <sub>IHIL</sub>	$1.5 \times t_{cyc}$	_	_	ns
8	С	Port rise and fall time -	_	t <sub>Rise</sub>	_	10.2	_	ns
	С	Normal drive strength (HDRVE_PTXx = 0) (load = 50 pF) <sup>4, 4</sup>		t <sub>Fall</sub>	_	9.5	_	ns
	С	Port rise and fall time -	_	t <sub>Rise</sub>	_	5.4	_	ns
	С	Extreme high drive strength (HDRVE_PTXx = 1) (load = 50 pF) <sup>4</sup>		t <sub>Fall</sub>	_	4.6	_	ns

- 1. Typical values are based on characterization data at  $V_{DD}$  = 5.0 V, 25 °C unless otherwise stated.
- 2. This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
- To enter BDM mode following a POR, BKGD/MS must be held low during the powerup and for a hold time of t<sub>MSH</sub> after V<sub>DD</sub> rises above V<sub>LVD</sub>.
- 4. Timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  levels. Temperature range -40 °C to 125 °C.




Figure 10. KBIPx timing

S9S08RN60 Series Data Sheet Data Sheet, Rev. 1, 01/2014.

Table 7. FTM input timing (continued)

No.	С	Function	Symbol	Min	Max	Unit
2	D	External clock period	t <sub>TCLK</sub>	4	_	t <sub>cyc</sub>
3	D	External clock high time	t <sub>clkh</sub>	1.5	_	t <sub>cyc</sub>
4	D	External clock low time	t <sub>clkl</sub>	1.5	_	t <sub>cyc</sub>
5	D	Input capture pulse width	t <sub>ICPW</sub>	1.5	_	t <sub>cyc</sub>




Figure 13. Timer external clock




Figure 14. Timer input capture pulse

## 5.3 Thermal specifications

### 5.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.



# 6.1 External oscillator (XOSC) and ICS characteristics

Table 9. XOSC and ICS specifications (temperature range = -40 to 125 °C ambient)

Num	С	C	haracteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	С	Oscillator	Low range (RANGE = 0)	f <sub>lo</sub>	32	_	40	kHz
	С	crystal or resonator	High range (RANGE = 1) FEE or FBE mode <sup>2, 2</sup>	f <sub>hi</sub>	4	_	20	MHz
	С		High range (RANGE = 1), high gain (HGO = 1), FBELP mode	f <sub>hi</sub>	4	_	20	MHz
	С		High range (RANGE = 1), low power (HGO = 0), FBELP mode	f <sub>hi</sub>	4	_	20	MHz
2	D	Lo	ad capacitors	C1, C2		See Note <sup>3</sup>		
3		Feedback resistor	Low Frequency, Low-Power Mode <sup>4, 4</sup>	$R_{F}$	_	_	_	ΜΩ
			Low Frequency, High-Gain Mode		_	10	_	ΜΩ
			High Frequency, Low- Power Mode		_	1	_	ΜΩ
			High Frequency, High-Gain Mode		_	1	_	ΜΩ
4			Low-Power Mode <sup>4</sup>	R <sub>S</sub>	_	_	_	kΩ
	Low Frequency	High-Gain Mode		_	200	_	kΩ	
5	D	Series resistor - High Frequency	Low-Power Mode <sup>4</sup>	$R_S$	_	_	_	kΩ
	D	Series resistor -	4 MHz		_	0	_	kΩ
	D	High Frequency,	8 MHz		_	0	_	kΩ
	D	High-Gain Mode	16 MHz		_	0	_	kΩ
6	С	Crystal start-up	Low range, low power	t <sub>CSTL</sub>	_	1000	_	ms
	С	time Low range = 39.0625 kHz	Low range, high power		_	800	_	ms
	С	crystal; High	High range, low power	t <sub>CSTH</sub>	_	3	_	ms
	С	range = 20 MHz crystal <sup>5, 5</sup> , <sup>6</sup>	High range, high power		_	1.5	_	ms
7	Т	Internal re	eference start-up time	t <sub>IRST</sub>	_	20	50	μs
8	D	Square wave	FEE or FBE mode <sup>2</sup>	f <sub>extal</sub>	0.03125	_	5	MHz
	D	input clock frequency	FBELP mode		0	_	20	MHz
9	Р	Average inter	nal reference frequency - trimmed	f <sub>int_t</sub>	_	39.0625	_	kHz
10	Р	DCO output fr	equency range - trimmed	f <sub>dco_t</sub>	16	_	20	MHz



Table 9. XOSC and ICS specifications (temperature range = -40 to 125 °C ambient) (continued)

Num	С	C	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
11	Р	Total deviation of DCO output from trimmed	Over full voltage range and temperature range of -40 to 125 °C	$\Delta f_{dco\_t}$	_	_	±2.0	
	С	frequency <sup>5</sup>	Over full voltage range and temperature range of -40 to 105 °C				±1.5	%f <sub>dco</sub>
	С		Over fixed voltage and temperature range of 0 to 70 °C				±1.0	
12	С	FLL a	FLL acquisition time <sup>5</sup> , <sup>7</sup>		_	_	2	ms
13	С		tter of DCO output clock d over 2 ms interval) <sup>8</sup>	C <sub>Jitter</sub>	_	0.02	0.2	%f <sub>dco</sub>

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
- 3. See crystal or resonator manufacturer's recommendation.
- Load capacitors (C<sub>1</sub>,C<sub>2</sub>), feedback resistor (R<sub>F</sub>) and series resistor (R<sub>S</sub>) are incorporated internally when RANGE = HGO = 0.
- 5. This parameter is characterized and not tested on each device.
- 6. Proper PC board layout procedures must be followed to achieve specifications.
- 7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, DMX32 bit is changed, DRS bit is changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.




Figure 15. Typical crystal or resonator circuit



Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Memory section.

# 6.3 Analog

### 6.3.1 ADC characteristics

Table 11. 5 V 12-bit ADC operating conditions

Characteri stic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Supply	Absolute	V <sub>DDA</sub>	2.7	_	5.5	V	_
voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> -V <sub>DDAD</sub> )	$\Delta V_{DDA}$	-100	0	+100	mV	
Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> -V <sub>SSA</sub> ) <sup>2</sup>	$\Delta V_{SSA}$	-100	0	+100	mV	
Input voltage		V <sub>ADIN</sub>	V <sub>REFL</sub>	_	V <sub>REFH</sub>	V	
Input capacitance		C <sub>ADIN</sub>	_	4.5	5.5	pF	
Input resistance		R <sub>ADIN</sub>	_	3	5	kΩ	_
Analog source	12-bit mode • f <sub>ADCK</sub> > 4 MHz	R <sub>AS</sub>	_	_	2	kΩ	External to MCU
resistance	• f <sub>ADCK</sub> < 4 MHz		_	_	5		
	<ul><li>10-bit mode</li><li>f<sub>ADCK</sub> &gt; 4 MHz</li></ul>		_	_	5		
	• f <sub>ADCK</sub> < 4 MHz		_	_	10		
	8-bit mode	1	_	_	10	1	
	(all valid f <sub>ADCK</sub> )						
ADC	High speed (ADLPC=0)	f <sub>ADCK</sub>	0.4	_	8.0	MHz	_
conversion clock frequency	Low power (ADLPC=1)		0.4	_	4.0		

<sup>1.</sup> Typical values assume  $V_{DDA} = 5.0 \text{ V}$ , Temp = 25°C,  $f_{ADCK} = 1.0 \text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2.</sup> DC potential difference.



### reripheral operating requirements and behaviors




Figure 16. ADC input impedance equivalency diagram

Table 12. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Max	Unit
Supply current		Т	I <sub>DDA</sub>	_	133	_	μA
ADLPC = 1							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I <sub>DDA</sub>	_	218	_	μA
ADLPC = 1							
ADLSMP = 0							
ADCO = 1							
Supply current		Т	I <sub>DDA</sub>	_	327	_	μΑ
ADLPC = 0							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I <sub>DDAD</sub>	_	582	990	μA
ADLPC = 0							
ADLSMP = 0							
ADCO = 1							
Supply current	Stop, reset, module off	Т	I <sub>DDA</sub>	_	0.011	1	μΑ



# Table 12. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ , $V_{REFL} = V_{SSA}$ ) (continued)

Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Max	Unit
ADC asynchronous clock source	High speed (ADLPC = 0)	Р	f <sub>ADACK</sub>	2	3.3	5	MHz
	Low power (ADLPC = 1)			1.25	2	3.3	
Conversion time (including sample	Short sample (ADLSMP = 0)	Т	t <sub>ADC</sub>	_	20	_	ADCK cycles
time)	Long sample (ADLSMP = 1)			_	40	_	
Sample time	Short sample (ADLSMP = 0)	Т	t <sub>ADS</sub>	_	3.5	_	ADCK cycles
	Long sample (ADLSMP = 1)			_	23.5	_	
Total unadjusted	12-bit mode	Т	E <sub>TUE</sub>	_	±5.0	_	LSB <sup>3, 3</sup>
Error <sup>2, 2</sup>	10-bit mode	Р		_	±1.5	±2.0	-
	8-bit mode	Р		_	±0.7	±1.0	
Differential Non-	12-bit mode	Т	DNL	_	±1.0	_	LSB <sup>3</sup>
Linearity	10-bit mode <sup>4, 4</sup>	Р		_	±0.25	±0.5	
	8-bit mode <sup>4</sup>	Р		_	±0.15	±0.25	_
Integral Non-Linearity	12-bit mode	Т	INL	_	±1.0	_	LSB <sup>3</sup>
	10-bit mode	Т		_	±0.3	±0.5	
	8-bit mode	Т		_	±0.15	±0.25	
Zero-scale error <sup>5, 5</sup>	12-bit mode	С	E <sub>ZS</sub>	_	±2.0	_	LSB <sup>3</sup>
	10-bit mode	Р		_	±0.25	±1.0	
	8-bit mode	Р		_	±0.65	±1.0	
Full-scale error <sup>6</sup>	12-bit mode	Т	E <sub>FS</sub>	_	±2.5	_	LSB <sup>3</sup>
	10-bit mode	Т		_	±0.5	±1.0	
	8-bit mode	Т		_	±0.5	±1.0	
Quantization error	≤12 bit modes	D	EQ	_	_	±0.5	LSB <sup>3</sup>
Input leakage error <sup>7</sup>	all modes	D	E <sub>IL</sub>		I <sub>In</sub> * R <sub>AS</sub>		mV
Temp sensor slope	-40°C- 25°C	D	m	_	3.266	_	mV/°C
	25°C- 125°C			_	3.638	_	
Temp sensor voltage	25°C	D	V <sub>TEMP25</sub>	_	1.396	_	V

<sup>1.</sup> Typical values assume  $V_{DDA} = 5.0 \text{ V}$ , Temp = 25°C,  $f_{ADCK} = 1.0 \text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2.</sup> Includes quantization.

<sup>3.</sup>  $1 LSB = (V_{REFH} - V_{REFL})/2^N$ 

<sup>4.</sup> Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes

<sup>5.</sup>  $V_{ADIN} = V_{SSA}$ 

<sup>6.</sup>  $V_{ADIN} = V_{DDA}$ 

<sup>7.</sup> I<sub>In</sub> = leakage current (refer to DC characteristics)



## 6.3.2 Analog comparator (ACMP) electricals

Table 13. Comparator electrical specifications

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	$V_{DDA}$	2.7	_	5.5	V
Т	Supply current (Operation mode)	I <sub>DDA</sub>	_	10	20	μΑ
D	Analog input voltage	V <sub>AIN</sub>	V <sub>SS</sub> - 0.3	_	$V_{DDA}$	V
Р	Analog input offset voltage	V <sub>AIO</sub>	_	_	40	mV
С	Analog comparator hysteresis (HYST=0)	V <sub>H</sub>	_	15	20	mV
С	Analog comparator hysteresis (HYST=1)	V <sub>H</sub>	_	20	30	mV
Т	Supply current (Off mode)	I <sub>DDAOFF</sub>	_	60	_	nA
С	Propagation Delay	t <sub>D</sub>	_	0.4	1	μs

### 6.4 Communication interfaces

## 6.4.1 SPI switching specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$ , unless noted, and 100 pF load on all SPI pins. All timing assumes slew rate control is disabled and high drive strength is enabled for SPI output pins.

Table 14. SPI master mode timing

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f <sub>op</sub>	Frequency of operation	f <sub>Bus</sub> /2048	f <sub>Bus</sub> /2	Hz	f <sub>Bus</sub> is the bus clock
2	t <sub>SPSCK</sub>	SPSCK period	2 x t <sub>Bus</sub>	2048 x t <sub>Bus</sub>	ns	$t_{Bus} = 1/f_{Bus}$
3	t <sub>Lead</sub>	Enable lead time	1/2	_	t <sub>SPSCK</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1/2	_	t <sub>SPSCK</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>Bus</sub> - 30	1024 x t <sub>Bus</sub>	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	15	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	0	_	ns	_
8	t <sub>v</sub>	Data valid (after SPSCK edge)	_	25	ns	_
9	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_



### reripheral operating requirements and behaviors

Table 15. SPI slave mode timing

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f <sub>op</sub>	Frequency of operation	0	f <sub>Bus</sub> /4	Hz	f <sub>Bus</sub> is the bus clock as defined in .
2	t <sub>SPSCK</sub>	SPSCK period	4 x t <sub>Bus</sub>	_	ns	$t_{Bus} = 1/f_{Bus}$
3	t <sub>Lead</sub>	Enable lead time	1	_	t <sub>Bus</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1	_	t <sub>Bus</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>Bus</sub> - 30	_	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	15	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	25	_	ns	_
8	t <sub>a</sub>	Slave access time	_	t <sub>Bus</sub>	ns	Time to data active from high-impedance state
9	t <sub>dis</sub>	Slave MISO disable time	_	t <sub>Bus</sub>	ns	Hold time to high- impedance state
10	t <sub>v</sub>	Data valid (after SPSCK edge)	_	25	ns	_
11	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
12	t <sub>RI</sub>	Rise time input	— t <sub>Bus</sub> - 25 ns		_	
	t <sub>Fl</sub>	Fall time input				
13	t <sub>RO</sub>	Rise time output	_	25	ns	_
	t <sub>FO</sub>	Fall time output				




Figure 19. SPI slave mode timing (CPHA = 0)






Figure 20. SPI slave mode timing (CPHA=1)

# 6.5 Human-machine interfaces (HMI)

# 6.5.1 TSI electrical specifications

Table 16. TSI electrical specifications

Symbol	Description	Min.	Туре	Max	Unit
TSI_RUNF	Fixed power consumption in run mode	_	100	_	μA
TSI_RUNV	Variable power consumption in run mode (depends on oscillator's current selection)	1.0	_	128	μА
TSI_EN	Power consumption in enable mode	_	100	_	μA
TSI_DIS	Power consumption in disable mode	_	1.2	_	μA
TSI_TEN	TSI analog enable time	_	66	_	μs
TSI_CREF	TSI reference capacitor	_	1.0	_	pF
TSI_DVOLT	Voltage variation of VP & VM around nominal values	-10	_	10	%

### 7 Dimensions

# 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

S9S08RN60 Series Data Sheet Data Sheet, Rev. 1, 01/2014.



Table 17. Pin availability by package pin-count (continued)

Pin Number Lowest Priority <> His			ighest				
64-LQFP	48-LQFP	32-LQFP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
20	16	11	PTC3	FTM2CH3	_	ADP11	_
21	17	12	PTC2	FTM2CH2	_	ADP10	_
22	18	_	PTD7	KBI1P7	TXD2	_	_
23	19	_	PTD6	KBI1P6	RXD2	_	_
24	20	_	PTD5	KBI1P5	_	_	_
25	21	13	PTC1	_	FTM2CH1	ADP9	TSI7
26	22	14	PTC0	_	FTM2CH0	ADP8	TSI6
27	_	_	PTF7	_	_	ADP15	_
28	_	_	PTF6	_	_	ADP14	_
29	_	_	PTF5	_	_	ADP13	_
30	_	_	PTF4	_	_	ADP12	_
31	23	15	PTB3	KBI0P7	MOSI0	ADP7	TSI5
32	24	16	PTB2	KBI0P6	SPSCK0	ADP6	TSI4
33	25	17	PTB1	KBI0P5	TXD0	ADP5	TSI3
34	26	18	PTB0	KBI0P4	RXD0	ADP4	TSI2
35	_	_	PTF3	_	_	_	TSI15
36	_	_	PTF2	_	_	_	TSI14
37	27	19	PTA7	FTM2FAULT2	_	ADP3	TSI1
38	28	20	PTA6	FTM2FAULT1	_	ADP2	TSI0
39	29	_	PTE4	_	_	_	_
40	30	_	_	_	_	_	V <sub>SS</sub>
41	31	_		_	_	_	$V_{DD}$
42	_	_	PTF1	_	_	_	TSI13
43	_	_	PTF0	_	_	_	TSI12
44	32	_	PTD4	KBI1P4	_	_	_
45	33	21	PTD3	KBI1P3	SS1	_	TSI11
46	34	22	PTD2	KBI1P2	MISO1	_	TSI10
47	35	23	PTA3 <sup>2, 2</sup>	KBI0P3	TXD0	SCL	_
48	36	24	PTA2 <sup>2</sup>	KBI0P2	RXD0	SDA	_
49	37	25	PTA1	KBI0P1	FTM0CH1	ACMP1	ADP1
50	38	26	PTA0	KBI0P0	FTM0CH0	ACMP0	ADP0
51	39	27	PTC7	_	TxD1	_	TSI9
52	40	28	PTC6	_	RxD1	_	TSI8
53	41	_	PTE3	_	SS0	_	_
54	42	_	PTE2	_	MISO0	_	_
55	_	_	PTG3	_	_	_	_
56	_	_	PTG2	_	_	_	_
57	_	_	PTG1		_	_	_






Figure 23. S9S08RN60 32-pin LQFP package

# 9 Revision history

The following table provides a revision history for this document.

Table 18. Revision history

Rev. No.	Date	Substantial Changes
1	01/2014	Initial Release



#### How to Reach Us:

### **Home Page:**

www.freescale.com

### Web Support:

http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

### Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale<sup>TM</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2014 Freescale Semiconductor, Inc.

Document Number: S9S08RN60

Rev. 1, 01/2014

