



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                               |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                        |
| Core Processor             | S08                                                                                                                                           |
| Core Size                  | 8-Bit                                                                                                                                         |
| Speed                      | 20MHz                                                                                                                                         |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART                                                                                                     |
| Peripherals                | LVD, POR, PWM, WDT                                                                                                                            |
| Number of I/O              | 55                                                                                                                                            |
| Program Memory Size        | 60KB (60K x 8)                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                         |
| EEPROM Size                | 256 x 8                                                                                                                                       |
| RAM Size                   | 4K x 8                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V                                                                                                                                   |
| Data Converters            | A/D 16x12b                                                                                                                                    |
| Oscillator Type            | Internal                                                                                                                                      |
| Operating Temperature      | -40°C ~ 125°C (TA)                                                                                                                            |
| Mounting Type              | Surface Mount                                                                                                                                 |
| Package / Case             | 64-LQFP                                                                                                                                       |
| Supplier Device Package    | 64-LQFP (10x10)                                                                                                                               |
| Purchase URL               | <a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=s9s08rn60w1mlh">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=s9s08rn60w1mlh</a> |

# Table of Contents

|                                                 |    |                                                             |    |
|-------------------------------------------------|----|-------------------------------------------------------------|----|
| 1 Ordering parts.....                           | 4  | 5.2.2 Debug trace timing specifications.....                | 17 |
| 1.1 Determining valid orderable parts.....      | 4  | 5.2.3 FTM module timing.....                                | 17 |
| 2 Part identification.....                      | 4  | 5.3 Thermal specifications.....                             | 18 |
| 2.1 Description.....                            | 4  | 5.3.1 Thermal characteristics.....                          | 18 |
| 2.2 Format.....                                 | 4  | 6 Peripheral operating requirements and behaviors.....      | 19 |
| 2.3 Fields.....                                 | 4  | 6.1 External oscillator (XOSC) and ICS characteristics..... | 20 |
| 2.4 Example.....                                | 5  | 6.2 NVM specifications.....                                 | 21 |
| 3 Parameter Classification.....                 | 5  | 6.3 Analog.....                                             | 23 |
| 4 Ratings.....                                  | 5  | 6.3.1 ADC characteristics.....                              | 23 |
| 4.1 Thermal handling ratings.....               | 5  | 6.3.2 Analog comparator (ACMP) electricals.....             | 25 |
| 4.2 Moisture handling ratings.....              | 6  | 6.4 Communication interfaces.....                           | 26 |
| 4.3 ESD handling ratings.....                   | 6  | 6.4.1 SPI switching specifications.....                     | 26 |
| 4.4 Voltage and current operating ratings.....  | 6  | 6.5 Human-machine interfaces (HMI).....                     | 29 |
| 5 General.....                                  | 7  | 6.5.1 TSI electrical specifications.....                    | 29 |
| 5.1 Nonswitching electrical specifications..... | 7  | 7 Dimensions.....                                           | 29 |
| 5.1.1 DC characteristics.....                   | 7  | 7.1 Obtaining package dimensions.....                       | 29 |
| 5.1.2 Supply current characteristics.....       | 14 | 8 Pinout.....                                               | 30 |
| 5.1.3 EMC performance.....                      | 15 | 8.1 Signal multiplexing and pin assignments.....            | 30 |
| 5.2 Switching specifications.....               | 16 | 8.2 Device pin assignment.....                              | 33 |
| 5.2.1 Control timing.....                       | 16 | 9 Revision history.....                                     | 35 |

| Field | Description        | Values                                                                                                                 |
|-------|--------------------|------------------------------------------------------------------------------------------------------------------------|
| CC    | Package designator | <ul style="list-style-type: none"> <li>LH = 64-pin LQFP</li> <li>LF = 48-pin LQFP</li> <li>LC = 32-pin LQFP</li> </ul> |

## 2.4 Example

This is an example part number:

S9S08RN60W1MLH

## 3 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

**Table 1. Parameter Classifications**

|   |                                                                                                                                                                                                                        |
|---|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| P | Those parameters are guaranteed during production testing on each individual device.                                                                                                                                   |
| C | Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.                                                                              |
| T | Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category. |
| D | Those parameters are derived mainly from simulations.                                                                                                                                                                  |

### NOTE

The classification is shown in the column labeled “C” in the parameter tables where appropriate.

## 4 Ratings

### 4.1 Thermal handling ratings

| Symbol           | Description                   | Min. | Max. | Unit | Notes |
|------------------|-------------------------------|------|------|------|-------|
| T <sub>STG</sub> | Storage temperature           | –55  | 150  | °C   | 1     |
| T <sub>SDR</sub> | Solder temperature, lead-free | —    | 260  | °C   | 2     |

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.

**Table 2. DC characteristics (continued)**

| Symbol      | C | Descriptions                                        |                                                                          |                                          | Min                  | Typical <sup>1</sup> | Max                  | Unit       |
|-------------|---|-----------------------------------------------------|--------------------------------------------------------------------------|------------------------------------------|----------------------|----------------------|----------------------|------------|
| $I_{OLT}$   | D | Output low current                                  | Max total $I_{OL}$ for all ports                                         | 5 V                                      | —                    | —                    | 100                  | mA         |
|             |   |                                                     |                                                                          | 3 V                                      | —                    | —                    | 50                   |            |
| $V_{IH}$    | P | Input high voltage                                  | All digital inputs                                                       | $V_{DD} > 4.5V$                          | $0.70 \times V_{DD}$ | —                    | —                    | V          |
|             | C |                                                     |                                                                          | $V_{DD} > 2.7V$                          | $0.75 \times V_{DD}$ | —                    | —                    |            |
| $V_{IL}$    | P | Input low voltage                                   | All digital inputs                                                       | $V_{DD} > 4.5V$                          | —                    | —                    | $0.30 \times V_{DD}$ | V          |
|             | C |                                                     |                                                                          | $V_{DD} > 2.7V$                          | —                    | —                    | $0.35 \times V_{DD}$ |            |
| $V_{hys}$   | C | Input hysteresis                                    | All digital inputs                                                       | —                                        | $0.06 \times V_{DD}$ | —                    | —                    | mV         |
| $I_{In}$    | P | Input leakage current                               | All input only pins (per pin)                                            | $V_{IN} = V_{DD}$ or $V_{SS}$            | —                    | 0.1                  | 1                    | $\mu A$    |
| $I_{OZ}$    | P | Hi-Z (off-state) leakage current                    | All input/output (per pin)                                               | $V_{IN} = V_{DD}$ or $V_{SS}$            | —                    | 0.1                  | 1                    | $\mu A$    |
| $I_{OZTOT}$ | C | Total leakage combined for all inputs and Hi-Z pins | All input only and I/O                                                   | $V_{IN} = V_{DD}$ or $V_{SS}$            | —                    | —                    | 2                    | $\mu A$    |
| $R_{PU}$    | P | Pullup resistors                                    | All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3) | —                                        | 30.0                 | —                    | 50.0                 | k $\Omega$ |
| $R_{PU}^3$  | P | Pullup resistors                                    | PTA2 and PTA3 pin                                                        | —                                        | 30.0                 | —                    | 60.0                 | k $\Omega$ |
| $I_{IC}$    | D | DC injection current <sup>4, 5, 6</sup>             | Single pin limit                                                         | $V_{IN} < V_{SS}$ ,<br>$V_{IN} > V_{DD}$ | -0.2                 | —                    | 2                    | mA         |
|             |   |                                                     | Total MCU limit, includes sum of all stressed pins                       |                                          | -5                   | —                    | 25                   |            |
| $C_{in}$    | C | Input capacitance, all pins                         |                                                                          | —                                        | —                    | —                    | 7                    | pF         |
| $V_{RAM}$   | C | RAM retention voltage                               |                                                                          | —                                        | 2.0                  | —                    | —                    | V          |

1. Typical values are measured at 25 °C. Characterized, not tested.
2. Only PTB4, PTB5 support ultra high current output.
3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
4. All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to  $V_{SS}$  and  $V_{DD}$ .
5. Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.
6. Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If the positive injection current ( $V_{IN} > V_{DD}$ ) is higher than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure that external  $V_{DD}$  load will shunt current higher than maximum injection current when the MCU is not consuming power, such as no system clock is present, or clock rate is very low (which would reduce overall power consumption).

**Table 3. LVD and POR Specification**

| Symbol    | C | Description                        | Min | Typ  | Max | Unit |
|-----------|---|------------------------------------|-----|------|-----|------|
| $V_{POR}$ | D | POR re-arm voltage <sup>1, 2</sup> | 1.5 | 1.75 | 2.0 | V    |

Table continues on the next page...

### Typical $I_{OH}$ Vs. $V_{DD}-V_{OH}$ (high drive strength) ( $V_{DD} = 5\text{ V}$ )




Figure 3. Typical  $I_{OH}$  Vs.  $V_{DD}-V_{OH}$  (high drive strength) ( $V_{DD} = 5\text{ V}$ )

### Typical $I_{OH}$ Vs. $V_{DD}-V_{OH}$ (high drive strength) ( $V_{DD} = 3\text{ V}$ )




Figure 4. Typical  $I_{OH}$  Vs.  $V_{DD}-V_{OH}$  (high drive strength) ( $V_{DD} = 3\text{ V}$ )

### Typical $I_{OL}$ Vs. $V_{OL}$ (low drive strength) ( $V_{DD} = 5\text{ V}$ )




Figure 5. Typical  $I_{OL}$  Vs.  $V_{OL}$  (standard drive strength) ( $V_{DD} = 5\text{ V}$ )

### Typical $I_{OL}$ Vs. $V_{OL}$ (low drive strength) ( $V_{DD} = 3\text{ V}$ )




Figure 6. Typical  $I_{OL}$  Vs.  $V_{OL}$  (standard drive strength) ( $V_{DD} = 3\text{ V}$ )




Figure 7. Typical  $I_{OL}$  Vs.  $V_{OL}$  (high drive strength) ( $V_{DD} = 5\text{ V}$ )






Figure 8. Typical  $I_{OL}$  Vs.  $V_{OL}$  (high drive strength) ( $V_{DD} = 3\text{ V}$ )

**Table 7. FTM input timing (continued)**

| No. | C | Function                  | Symbol     | Min | Max | Unit      |
|-----|---|---------------------------|------------|-----|-----|-----------|
| 2   | D | External clock period     | $t_{TCLK}$ | 4   | —   | $t_{cyc}$ |
| 3   | D | External clock high time  | $t_{clkh}$ | 1.5 | —   | $t_{cyc}$ |
| 4   | D | External clock low time   | $t_{clkl}$ | 1.5 | —   | $t_{cyc}$ |
| 5   | D | Input capture pulse width | $t_{ICPW}$ | 1.5 | —   | $t_{cyc}$ |



**Figure 13. Timer external clock**



**Figure 14. Timer input capture pulse**

## 5.3 Thermal specifications

### 5.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

## 6.1 External oscillator (XOSC) and ICS characteristics

**Table 9. XOSC and ICS specifications (temperature range = -40 to 125 °C ambient)**


| Num | C | Characteristic                                                                                        |                                                               | Symbol       | Min                   | Typical <sup>1</sup> | Max | Unit |
|-----|---|-------------------------------------------------------------------------------------------------------|---------------------------------------------------------------|--------------|-----------------------|----------------------|-----|------|
| 1   | C | Oscillator crystal or resonator                                                                       | Low range (RANGE = 0)                                         | $f_{lo}$     | 32                    | —                    | 40  | kHz  |
|     | C |                                                                                                       | High range (RANGE = 1)<br>FEE or FBE mode <sup>2, 2</sup>     | $f_{hi}$     | 4                     | —                    | 20  | MHz  |
|     | C |                                                                                                       | High range (RANGE = 1),<br>high gain (HGO = 1),<br>FBELP mode | $f_{hi}$     | 4                     | —                    | 20  | MHz  |
|     | C |                                                                                                       | High range (RANGE = 1),<br>low power (HGO = 0),<br>FBELP mode | $f_{hi}$     | 4                     | —                    | 20  | MHz  |
| 2   | D | Load capacitors                                                                                       |                                                               | C1, C2       | See Note <sup>3</sup> |                      |     |      |
| 3   | D | Feedback resistor                                                                                     | Low Frequency, Low-Power Mode <sup>4, 4</sup>                 | $R_F$        | —                     | —                    | —   | MΩ   |
|     |   |                                                                                                       | Low Frequency, High-Gain Mode                                 |              | —                     | 10                   | —   | MΩ   |
|     |   |                                                                                                       | High Frequency, Low-Power Mode                                |              | —                     | 1                    | —   | MΩ   |
|     |   |                                                                                                       | High Frequency, High-Gain Mode                                |              | —                     | 1                    | —   | MΩ   |
| 4   | D | Series resistor - Low Frequency                                                                       | Low-Power Mode <sup>4</sup>                                   | $R_S$        | —                     | —                    | —   | kΩ   |
|     |   |                                                                                                       | High-Gain Mode                                                |              | —                     | 200                  | —   | kΩ   |
| 5   | D | Series resistor - High Frequency                                                                      | Low-Power Mode <sup>4</sup>                                   | $R_S$        | —                     | —                    | —   | kΩ   |
|     | D | Series resistor - High Frequency, High-Gain Mode                                                      | 4 MHz                                                         |              | —                     | 0                    | —   | kΩ   |
|     | D |                                                                                                       | 8 MHz                                                         |              | —                     | 0                    | —   | kΩ   |
|     | D |                                                                                                       | 16 MHz                                                        |              | —                     | 0                    | —   | kΩ   |
| 6   | C | Crystal start-up time Low range = 39.0625 kHz crystal; High range = 20 MHz crystal <sup>5, 5, 6</sup> | Low range, low power                                          | $t_{CSTL}$   | —                     | 1000                 | —   | ms   |
|     | C |                                                                                                       | Low range, high power                                         | $t_{CSTL}$   | —                     | 800                  | —   | ms   |
|     | C |                                                                                                       | High range, low power                                         | $t_{CSTH}$   | —                     | 3                    | —   | ms   |
|     | C |                                                                                                       | High range, high power                                        | $t_{CSTH}$   | —                     | 1.5                  | —   | ms   |
| 7   | T | Internal reference start-up time                                                                      |                                                               | $t_{IRST}$   | —                     | 20                   | 50  | μs   |
| 8   | D | Square wave input clock frequency                                                                     | FEE or FBE mode <sup>2</sup>                                  | $f_{extal}$  | 0.03125               | —                    | 5   | MHz  |
|     | D |                                                                                                       | FBELP mode                                                    |              | 0                     | —                    | 20  | MHz  |
| 9   | P | Average internal reference frequency - trimmed                                                        |                                                               | $f_{int\_t}$ | —                     | 39.0625              | —   | kHz  |
| 10  | P | DCO output frequency range - trimmed                                                                  |                                                               | $f_{dco\_t}$ | 16                    | —                    | 20  | MHz  |

Table continues on the next page...

**Table 9. XOSC and ICS specifications (temperature range = -40 to 125 °C ambient)  
(continued)**

| Num | C | Characteristic                                                                  | Symbol                     | Min | Typical <sup>1</sup> | Max  | Unit              |
|-----|---|---------------------------------------------------------------------------------|----------------------------|-----|----------------------|------|-------------------|
| 11  | P | Total deviation of DCO output from trimmed frequency <sup>5</sup>               | $\Delta f_{\text{dco\_t}}$ | —   | —                    | ±2.0 | %f <sub>dco</sub> |
|     | C |                                                                                 |                            |     |                      | ±1.5 |                   |
|     | C |                                                                                 |                            |     |                      | ±1.0 |                   |
| 12  | C | FLL acquisition time <sup>5, 7</sup>                                            | t <sub>Acquire</sub>       | —   | —                    | 2    | ms                |
| 13  | C | Long term jitter of DCO output clock (averaged over 2 ms interval) <sup>8</sup> | C <sub>Jitter</sub>        | —   | 0.02                 | 0.2  | %f <sub>dco</sub> |

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
3. See crystal or resonator manufacturer's recommendation.
4. Load capacitors (C<sub>1</sub>, C<sub>2</sub>), feedback resistor (R<sub>F</sub>) and series resistor (R<sub>S</sub>) are incorporated internally when RANGE = HGO = 0.
5. This parameter is characterized and not tested on each device.
6. Proper PC board layout procedures must be followed to achieve specifications.
7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, DMX32 bit is changed, DRS bit is changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.



**Figure 15. Typical crystal or resonator circuit**

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Memory section.

## 6.3 Analog

### 6.3.1 ADC characteristics

Table 11. 5 V 12-bit ADC operating conditions

| Characteristic                 | Conditions                                          | Symb             | Min        | Typ <sup>1</sup> | Max        | Unit       | Comment         |
|--------------------------------|-----------------------------------------------------|------------------|------------|------------------|------------|------------|-----------------|
| Supply voltage                 | Absolute                                            | $V_{DDA}$        | 2.7        | —                | 5.5        | V          | —               |
|                                | Delta to $V_{DD}$ ( $V_{DD}-V_{DDAD}$ )             | $\Delta V_{DDA}$ | -100       | 0                | +100       | mV         |                 |
| Ground voltage                 | Delta to $V_{SS}$ ( $V_{SS}-V_{SSA}$ ) <sup>2</sup> | $\Delta V_{SSA}$ | -100       | 0                | +100       | mV         |                 |
| Input voltage                  |                                                     | $V_{ADIN}$       | $V_{REFL}$ | —                | $V_{REFH}$ | V          |                 |
| Input capacitance              |                                                     | $C_{ADIN}$       | —          | 4.5              | 5.5        | pF         |                 |
| Input resistance               |                                                     | $R_{ADIN}$       | —          | 3                | 5          | k $\Omega$ | —               |
| Analog source resistance       | 12-bit mode                                         | $R_{AS}$         | —          | —                | 2          | k $\Omega$ | External to MCU |
|                                | • $f_{ADCK} > 4$ MHz                                |                  | —          | —                | 5          |            |                 |
|                                | • $f_{ADCK} < 4$ MHz                                |                  | —          | —                | 5          |            |                 |
|                                | 10-bit mode                                         |                  | —          | —                | 5          |            |                 |
|                                | • $f_{ADCK} > 4$ MHz                                |                  | —          | —                | 10         |            |                 |
|                                | • $f_{ADCK} < 4$ MHz                                |                  | —          | —                | 10         |            |                 |
|                                | 8-bit mode                                          |                  | —          | —                | 10         |            |                 |
| ADC conversion clock frequency | High speed (ADLPC=0)                                | $f_{ADCK}$       | 0.4        | —                | 8.0        | MHz        | —               |
|                                | Low power (ADLPC=1)                                 |                  | 0.4        | —                | 4.0        |            |                 |

1. Typical values assume  $V_{DDA} = 5.0$  V, Temp = 25°C,  $f_{ADCK}=1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. DC potential difference.




Figure 16. ADC input impedance equivalency diagram

Table 12. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

| Characteristic                                        | Conditions | C | Symb       | Min | Typ <sup>1</sup> | Max | Unit    |
|-------------------------------------------------------|------------|---|------------|-----|------------------|-----|---------|
| Supply current<br>ADLPC = 1<br>ADLSMP = 1<br>ADCO = 1 |            | T | $I_{DDA}$  | —   | 133              | —   | $\mu A$ |
| Supply current<br>ADLPC = 1<br>ADLSMP = 0<br>ADCO = 1 |            | T | $I_{DDA}$  | —   | 218              | —   | $\mu A$ |
| Supply current<br>ADLPC = 0<br>ADLSMP = 1<br>ADCO = 1 |            | T | $I_{DDA}$  | —   | 327              | —   | $\mu A$ |
| Supply current<br>ADLPC = 0<br>ADLSMP = 0<br>ADCO = 1 |            | T | $I_{DDAD}$ | —   | 582              | 990 | $\mu A$ |
| Supply current<br>Stop, reset, module off             |            | T | $I_{DDA}$  | —   | 0.011            | 1   | $\mu A$ |

Table continues on the next page...

**Table 12. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

| Characteristic                          | Conditions                  | C | Symb         | Min               | Typ <sup>1</sup> | Max   | Unit                |
|-----------------------------------------|-----------------------------|---|--------------|-------------------|------------------|-------|---------------------|
| ADC asynchronous clock source           | High speed (ADLPC = 0)      | P | $f_{ADACK}$  | 2                 | 3.3              | 5     | MHz                 |
|                                         | Low power (ADLPC = 1)       |   |              | 1.25              | 2                | 3.3   |                     |
| Conversion time (including sample time) | Short sample (ADLSMP = 0)   | T | $t_{ADC}$    | —                 | 20               | —     | ADCK cycles         |
|                                         | Long sample (ADLSMP = 1)    |   |              | —                 | 40               | —     |                     |
| Sample time                             | Short sample (ADLSMP = 0)   | T | $t_{ADS}$    | —                 | 3.5              | —     | ADCK cycles         |
|                                         | Long sample (ADLSMP = 1)    |   |              | —                 | 23.5             | —     |                     |
| Total unadjusted Error <sup>2, 2</sup>  | 12-bit mode                 | T | $E_{TUE}$    | —                 | ±5.0             | —     | LSB <sup>3, 3</sup> |
|                                         | 10-bit mode                 | P |              | —                 | ±1.5             | ±2.0  |                     |
|                                         | 8-bit mode                  | P |              | —                 | ±0.7             | ±1.0  |                     |
| Differential Non-Linearity              | 12-bit mode                 | T | DNL          | —                 | ±1.0             | —     | LSB <sup>3</sup>    |
|                                         | 10-bit mode <sup>4, 4</sup> | P |              | —                 | ±0.25            | ±0.5  |                     |
|                                         | 8-bit mode <sup>4</sup>     | P |              | —                 | ±0.15            | ±0.25 |                     |
| Integral Non-Linearity                  | 12-bit mode                 | T | INL          | —                 | ±1.0             | —     | LSB <sup>3</sup>    |
|                                         | 10-bit mode                 | T |              | —                 | ±0.3             | ±0.5  |                     |
|                                         | 8-bit mode                  | T |              | —                 | ±0.15            | ±0.25 |                     |
| Zero-scale error <sup>5, 5</sup>        | 12-bit mode                 | C | $E_{ZS}$     | —                 | ±2.0             | —     | LSB <sup>3</sup>    |
|                                         | 10-bit mode                 | P |              | —                 | ±0.25            | ±1.0  |                     |
|                                         | 8-bit mode                  | P |              | —                 | ±0.65            | ±1.0  |                     |
| Full-scale error <sup>6</sup>           | 12-bit mode                 | T | $E_{FS}$     | —                 | ±2.5             | —     | LSB <sup>3</sup>    |
|                                         | 10-bit mode                 | T |              | —                 | ±0.5             | ±1.0  |                     |
|                                         | 8-bit mode                  | T |              | —                 | ±0.5             | ±1.0  |                     |
| Quantization error                      | ≤12 bit modes               | D | $E_Q$        | —                 | —                | ±0.5  | LSB <sup>3</sup>    |
| Input leakage error <sup>7</sup>        | all modes                   | D | $E_{IL}$     | $I_{in} * R_{AS}$ |                  |       | mV                  |
| Temp sensor slope                       | -40°C– 25°C                 | D | m            | —                 | 3.266            | —     | mV/°C               |
|                                         | 25°C– 125°C                 |   |              | —                 | 3.638            | —     |                     |
| Temp sensor voltage                     | 25°C                        | D | $V_{TEMP25}$ | —                 | 1.396            | —     | V                   |

1. Typical values assume  $V_{DDA} = 5.0$  V, Temp = 25°C,  $f_{ADCK}=1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. Includes quantization.
3.  $1 \text{ LSB} = (V_{REFH} - V_{REFL})/2^N$
4. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
5.  $V_{ADIN} = V_{SSA}$
6.  $V_{ADIN} = V_{DDA}$
7.  $I_{in}$  = leakage current (refer to DC characteristics)

## 6.3.2 Analog comparator (ACMP) electricals

**Table 13. Comparator electrical specifications**

| C | Characteristic                        | Symbol       | Min            | Typical | Max       | Unit    |
|---|---------------------------------------|--------------|----------------|---------|-----------|---------|
| D | Supply voltage                        | $V_{DDA}$    | 2.7            | —       | 5.5       | V       |
| T | Supply current (Operation mode)       | $I_{DDA}$    | —              | 10      | 20        | $\mu A$ |
| D | Analog input voltage                  | $V_{AIN}$    | $V_{SS} - 0.3$ | —       | $V_{DDA}$ | V       |
| P | Analog input offset voltage           | $V_{AIO}$    | —              | —       | 40        | mV      |
| C | Analog comparator hysteresis (HYST=0) | $V_H$        | —              | 15      | 20        | mV      |
| C | Analog comparator hysteresis (HYST=1) | $V_H$        | —              | 20      | 30        | mV      |
| T | Supply current (Off mode)             | $I_{DDAOFF}$ | —              | 60      | —         | nA      |
| C | Propagation Delay                     | $t_D$        | —              | 0.4     | 1         | $\mu s$ |

## 6.4 Communication interfaces

### 6.4.1 SPI switching specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$ , unless noted, and 100 pF load on all SPI pins. All timing assumes slew rate control is disabled and high drive strength is enabled for SPI output pins.


**Table 14. SPI master mode timing**

| Nu m. | Symbol       | Description                    | Min.               | Max.                  | Unit        | Comment                    |
|-------|--------------|--------------------------------|--------------------|-----------------------|-------------|----------------------------|
| 1     | $f_{op}$     | Frequency of operation         | $f_{Bus}/2048$     | $f_{Bus}/2$           | Hz          | $f_{Bus}$ is the bus clock |
| 2     | $t_{SPSCK}$  | SPSCK period                   | $2 \times t_{Bus}$ | $2048 \times t_{Bus}$ | ns          | $t_{Bus} = 1/f_{Bus}$      |
| 3     | $t_{Lead}$   | Enable lead time               | 1/2                | —                     | $t_{SPSCK}$ | —                          |
| 4     | $t_{Lag}$    | Enable lag time                | 1/2                | —                     | $t_{SPSCK}$ | —                          |
| 5     | $t_{WSPSCK}$ | Clock (SPSCK) high or low time | $t_{Bus} - 30$     | $1024 \times t_{Bus}$ | ns          | —                          |
| 6     | $t_{SU}$     | Data setup time (inputs)       | 15                 | —                     | ns          | —                          |
| 7     | $t_{HI}$     | Data hold time (inputs)        | 0                  | —                     | ns          | —                          |
| 8     | $t_v$        | Data valid (after SPSCK edge)  | —                  | 25                    | ns          | —                          |
| 9     | $t_{HO}$     | Data hold time (outputs)       | 0                  | —                     | ns          | —                          |


Table continues on the next page...

**Table 14. SPI master mode timing (continued)**

| Nu m. | Symbol   | Description      | Min. | Max.           | Unit | Comment |
|-------|----------|------------------|------|----------------|------|---------|
| 10    | $t_{RI}$ | Rise time input  | —    | $t_{Bus} - 25$ | ns   | —       |
|       | $t_{FI}$ | Fall time input  |      |                |      |         |
| 11    | $t_{RO}$ | Rise time output | —    | 25             | ns   | —       |
|       | $t_{FO}$ | Fall time output |      |                |      |         |




1. If configured as an output.
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

**Figure 17. SPI master mode timing (CPHA=0)**


1. If configured as output
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

**Figure 18. SPI master mode timing (CPHA=1)**



NOTE: Not defined

Figure 20. SPI slave mode timing (CPHA=1)

## 6.5 Human-machine interfaces (HMI)

### 6.5.1 TSI electrical specifications

Table 16. TSI electrical specifications

| Symbol    | Description                                                                        | Min. | Type | Max | Unit |
|-----------|------------------------------------------------------------------------------------|------|------|-----|------|
| TSI_RUNF  | Fixed power consumption in run mode                                                | —    | 100  | —   | μA   |
| TSI_RUNV  | Variable power consumption in run mode (depends on oscillator's current selection) | 1.0  | —    | 128 | μA   |
| TSI_EN    | Power consumption in enable mode                                                   | —    | 100  | —   | μA   |
| TSI_DIS   | Power consumption in disable mode                                                  | —    | 1.2  | —   | μA   |
| TSI_TEN   | TSI analog enable time                                                             | —    | 66   | —   | μs   |
| TSI_CREF  | TSI reference capacitor                                                            | —    | 1.0  | —   | pF   |
| TSI_DVOLT | Voltage variation of VP & VM around nominal values                                 | -10  | —    | 10  | %    |

## 7 Dimensions

### 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to [freescale.com](http://freescale.com) and perform a keyword search for the drawing's document number:

| If you want the drawing for this package | Then use this document number |
|------------------------------------------|-------------------------------|
| 32-pin LQFP                              | 98ASH70029A                   |
| 48-pin LQFP                              | 98ASH00962A                   |
| 64-pin LQFP                              | 98ASS23234W                   |

## 8 Pinout

### 8.1 Signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

**Table 17. Pin availability by package pin-count**

| Pin Number |         |         | Lowest Priority <-- --> Highest |         |         |                  |                   |
|------------|---------|---------|---------------------------------|---------|---------|------------------|-------------------|
| 64-LQFP    | 48-LQFP | 32-LQFP | Port Pin                        | Alt 1   | Alt 2   | Alt 3            | Alt 4             |
| 1          | 1       | 1       | PTD1 <sup>1, 1</sup>            | KBI1P1  | FTM2CH3 | MOSI1            | —                 |
| 2          | 2       | 2       | PTD0 <sup>1</sup>               | KBI1P0  | FTM2CH2 | SPSCK1           | —                 |
| 3          | —       | —       | PTH7                            | —       | —       | —                | —                 |
| 4          | —       | —       | PTH6                            | —       | —       | —                | —                 |
| 5          | 3       | —       | PTE7                            | —       | TCLK2   | —                | —                 |
| 6          | 4       | —       | PTH2                            | —       | BUSOUT  | —                | —                 |
| 7          | 5       | 3       | —                               | —       | —       | —                | V <sub>DD</sub>   |
| 8          | 6       | 4       | —                               | —       | —       | V <sub>DDA</sub> | V <sub>REFH</sub> |
| 9          | 7       | 5       | —                               | —       | —       | V <sub>SSA</sub> | V <sub>REFL</sub> |
| 10         | 8       | 6       | —                               | —       | —       | —                | V <sub>SS</sub>   |
| 11         | 9       | 7       | PTB7                            | —       | SCL     | —                | EXTAL             |
| 12         | 10      | 8       | PTB6                            | —       | SDA     | —                | XTAL              |
| 13         | 11      | —       | —                               | —       | —       | —                | V <sub>SS</sub>   |
| 14         | —       | —       | PTH1 <sup>1</sup>               | —       | FTM2CH1 | —                | —                 |
| 15         | —       | —       | PTH0 <sup>1</sup>               | —       | FTM2CH0 | —                | —                 |
| 16         | 12      | —       | PTE6                            | —       | —       | —                | —                 |
| 17         | 13      | —       | PTE5                            | —       | —       | —                | —                 |
| 18         | 14      | 9       | PTB5 <sup>1</sup>               | FTM2CH5 | SS0     | —                | —                 |
| 19         | 15      | 10      | PTB4 <sup>1</sup>               | FTM2CH4 | MISO0   | —                | —                 |

Table continues on the next page...

**Table 17. Pin availability by package pin-count (continued)**

| Pin Number |         |         | Lowest Priority <-- --> Highest |            |         |       |                 |
|------------|---------|---------|---------------------------------|------------|---------|-------|-----------------|
| 64-LQFP    | 48-LQFP | 32-LQFP | Port Pin                        | Alt 1      | Alt 2   | Alt 3 | Alt 4           |
| 20         | 16      | 11      | PTC3                            | FTM2CH3    | —       | ADP11 | —               |
| 21         | 17      | 12      | PTC2                            | FTM2CH2    | —       | ADP10 | —               |
| 22         | 18      | —       | PTD7                            | KBI1P7     | TXD2    | —     | —               |
| 23         | 19      | —       | PTD6                            | KBI1P6     | RXD2    | —     | —               |
| 24         | 20      | —       | PTD5                            | KBI1P5     | —       | —     | —               |
| 25         | 21      | 13      | PTC1                            | —          | FTM2CH1 | ADP9  | TSI7            |
| 26         | 22      | 14      | PTC0                            | —          | FTM2CH0 | ADP8  | TSI6            |
| 27         | —       | —       | PTF7                            | —          | —       | ADP15 | —               |
| 28         | —       | —       | PTF6                            | —          | —       | ADP14 | —               |
| 29         | —       | —       | PTF5                            | —          | —       | ADP13 | —               |
| 30         | —       | —       | PTF4                            | —          | —       | ADP12 | —               |
| 31         | 23      | 15      | PTB3                            | KBI0P7     | MOSI0   | ADP7  | TSI5            |
| 32         | 24      | 16      | PTB2                            | KBI0P6     | SPSCK0  | ADP6  | TSI4            |
| 33         | 25      | 17      | PTB1                            | KBI0P5     | TXD0    | ADP5  | TSI3            |
| 34         | 26      | 18      | PTB0                            | KBI0P4     | RXD0    | ADP4  | TSI2            |
| 35         | —       | —       | PTF3                            | —          | —       | —     | TSI15           |
| 36         | —       | —       | PTF2                            | —          | —       | —     | TSI14           |
| 37         | 27      | 19      | PTA7                            | FTM2FAULT2 | —       | ADP3  | TSI1            |
| 38         | 28      | 20      | PTA6                            | FTM2FAULT1 | —       | ADP2  | TSI0            |
| 39         | 29      | —       | PTE4                            | —          | —       | —     | —               |
| 40         | 30      | —       | —                               | —          | —       | —     | V <sub>SS</sub> |
| 41         | 31      | —       | —                               | —          | —       | —     | V <sub>DD</sub> |
| 42         | —       | —       | PTF1                            | —          | —       | —     | TSI13           |
| 43         | —       | —       | PTF0                            | —          | —       | —     | TSI12           |
| 44         | 32      | —       | PTD4                            | KBI1P4     | —       | —     | —               |
| 45         | 33      | 21      | PTD3                            | KBI1P3     | SS1     | —     | TSI11           |
| 46         | 34      | 22      | PTD2                            | KBI1P2     | MISO1   | —     | TSI10           |
| 47         | 35      | 23      | PTA3 <sup>2, 2</sup>            | KBI0P3     | TXD0    | SCL   | —               |
| 48         | 36      | 24      | PTA2 <sup>2</sup>               | KBI0P2     | RXD0    | SDA   | —               |
| 49         | 37      | 25      | PTA1                            | KBI0P1     | FTM0CH1 | ACMP1 | ADP1            |
| 50         | 38      | 26      | PTA0                            | KBI0P0     | FTM0CH0 | ACMP0 | ADP0            |
| 51         | 39      | 27      | PTC7                            | —          | TxD1    | —     | TSI9            |
| 52         | 40      | 28      | PTC6                            | —          | RxD1    | —     | TSI8            |
| 53         | 41      | —       | PTE3                            | —          | SS0     | —     | —               |
| 54         | 42      | —       | PTE2                            | —          | MISO0   | —     | —               |
| 55         | —       | —       | PTG3                            | —          | —       | —     | —               |
| 56         | —       | —       | PTG2                            | —          | —       | —     | —               |
| 57         | —       | —       | PTG1                            | —          | —       | —     | —               |

Table continues on the next page...

**Table 17. Pin availability by package pin-count (continued)**

| Pin Number |         |         | Lowest Priority <-- --> Highest |       |         |       |       |
|------------|---------|---------|---------------------------------|-------|---------|-------|-------|
| 64-LQFP    | 48-LQFP | 32-LQFP | Port Pin                        | Alt 1 | Alt 2   | Alt 3 | Alt 4 |
| 58         | —       | —       | PTG0                            | —     | —       | —     | —     |
| 59         | 43      | —       | PTE1 <sup>1</sup>               | —     | MOSI0   | —     | —     |
| 60         | 44      | —       | PTE0 <sup>1</sup>               | —     | SPSCK0  | TCLK1 | —     |
| 61         | 45      | 29      | PTC5                            | —     | FTM1CH1 | —     | —     |
| 62         | 46      | 30      | PTC4                            | —     | FTM1CH0 | RTCO  | —     |
| 63         | 47      | 31      | —                               | —     | —       | —     | RESET |
| 64         | 48      | 32      | —                               | —     | —       | BKGD  | MS    |

1. This is a high current drive pin when operated as output.
2. This is a true open-drain pin when operated as output.

### Note

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. The table above illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.




Figure 22. S9S08RN60 48-pin LQFP package




Figure 23. S9S08RN60 32-pin LQFP package

## 9 Revision history

The following table provides a revision history for this document.

Table 18. Revision history

| Rev. No. | Date    | Substantial Changes |
|----------|---------|---------------------|
| 1        | 01/2014 | Initial Release     |